Professional Documents
Culture Documents
A Low-Jitter 18-kV 100-ps Rise-Time 50-kHz Repetit
A Low-Jitter 18-kV 100-ps Rise-Time 50-kHz Repetit
net/publication/224575869
CITATIONS READS
45 1,027
6 authors, including:
All content following this page was uploaded by Alex Pokryvailo on 05 May 2014.
Abstract—A 1.8-kV 100-ps rise-time pulsed-power generator Either opening switches (OSs) or closing switches (CSs) and/or
operating at a repetition frequency of 50 kHz is presented. The their combinations are used. Gas-discharge devices, nonlinear
generator consists of three compression stages. In the first stage, passive components, e.g., saturable inductors and nonlinear
a power MOSFET produces high voltage by breaking an inductor
current. In the second stage, a 3-kV drift-step-recovery diode cuts transmission lines, and solid-state switches depict the spectrum
the reverse current rapidly to create a 1-ns rise-time pulse. In the of available technologies [8]. High-pressure spark gap (SG)
last stage, a silicon-avalanche shaper is used as a fast 100-ps closing is a gas-discharge device of choice for the generation of very
switch. Experimental investigation showed that, by optimizing the high power of nano- and subnanosecond pulses. An SG-based
generator operating point, the shot-to-shot jitter can be reduced to generator was reported by Baum et al. to produce a 1-MV
less than 13 ps. The theoretical model of the pulse-forming circuit
is presented. output to an 85-Ω load at a repetition rate of 600 Hz. The
rise time was 100 ps [9]. Radan generators [10] exemplify SG
Index Terms—Drift-step-recovery diode (DSRD), pulse gen- use as a mature technology. The shortcomings of SG-based
eration, pulse shaping circuits, silicon-avalanche shaper (SAS),
subnanosecond, ultrawideband radiation. pulsers are limited life and repetition rate, and high jitter. The
first makes the specific cost of pulse generation, i.e., cost per
I. I NTRODUCTION pulse, prohibitively high for most applications except scientific
research.
TABLE I
T ECHNOLOGY C OMPARISON
Fig. 1. PFC.
0.7-ns rise time at a repetition frequency of 600 kHz was
reported by Kardo-Sysoev et al. [19]. The output jitter was function of the ripple of the input supply voltages, the char-
less than 30 ps. A typical DSRD structure is made by layers of acteristics of the circuit elements (such as diodes, transistors,
p+ -p-n-n+ junctions [20]. The DSRD has an opening switching transformers, etc.), and the circuit layout.
effect which is more efficient than that of the SOS. In space Although jitter as low as 30 ps in high-voltage (> 1 kV)
charge region of DSRD, there are no minority carriers during semiconductor-based pulsed-power generators was reported
fast voltage restoration; thus, it differs by the faster rise time, previously, jitter analysis and optimization in terms of the
far lower energy losses, and high repetition rate. overall circuit have not been reported yet.
Subnanosecond pulses can be produced by fast-ionization In this paper, we analyze the jitter caused by the input supply
breakdown effect [21]. This effect occurs when a reverse pulse voltage ripple. The jitter was correlated by averaging the shot-
is applied to an avalanche diode. Therefore, the diode behaves to-shot signal while sweeping the related supply voltage.
as a fast CS. These diodes are used as the last sharpening The objectives of this paper are to report the pulsed-power
stage and therefore called silicon-avalanche shaper (SAS). The generator that was presented by Merensky et al. [27] and, with
physics of the diode, including some design considerations, respect to this reference, demonstrate that circuit optimization
was presented by Kardo-Sysoev [13] and Focia et al. [22]. can yield an increased output power by more than 40% and
A pulse generator based on solid-state devices was reported improved shot-to-shot stability by more than 30%.
by Efanov et al. [23]. An amplitude of 80 kV, a 0.9-ns rise time,
a pulse repetition frequency (PRF) of 1 kHz, and jitter less than
100 ps were reported. II. PFC A NALYSIS
Another compact pulse generator was reported by
The pulse-forming circuit (PFC) is shown in Fig. 1. It
Zazoulin et al. Applying both DSRD and silicon-avalanche
uses three compression stages. The first stage uses a power
diode produced 1-kV peak, 80-ps rise time, 50-kHz PRF, and
MOSFET that produces high voltage by breaking the current
less then 30-ps jitter [24].
through inductor L1 .
Recent advances showed that SiC- and GaAs-based diodes
The second stage employs a DSRD that cuts the reverse
[25] were implemented to produce subnanosecond pulses by
current and creates a 1-ns rise-time pulse. The SAS and its
the avalanche effect. These technologies have the potential
peaking capacitor CSAS are used in the last stage as a fast
advantage of higher peak power, compared to the regular sil-
100-ps CS.
icon. However, the overall performance in terms of average
Initially, the MOSFET switch is open, and no current
power, energy efficiency, reliability, lifetime, and time position
(besides a negligible leakage current) flows through the circuit.
stability (e.g., jitter and drift), as well as simplicity and cost
The capacitors C1 and CSAS are charged to VEE .
of pulsed-power generators based on such devices, has not yet
Next, the MOSFET is closed, resulting in a current increase
proved to be better than that of silicon devices.
through L1
Various applications require a high product of voltage rate of
rise dV /dt times the PRF; it can be used as a figure of merit. VEE
1 − e− τ1
t
where Rtune represents the equivalent of R1 and the diode in Fig. 4. Schematics of the (a) digital driver and (b) MOSFET driver.
the forward or reverse directions, I1 and I2 are the currents
L2 to the DSRD in the reverse direction. The DSRD will break
through the inductors L1 and L2 , respectively, and Vc is the
the reverse current when QDSRD = 0, i.e.,
voltage over C1 .
When the accumulated charge is fully removed, the DSRD
IF dt = IR dt (5)
rapidly breaks the current, resulting in a pulse voltage charging
CSAS .
In the last stage, as the voltage of CSAS exceeds the SAS where IF and IR are the DSRD currents in the forward and
avalanche voltage, the SAS closes, forming a fast rise-time reverse directions, respectively.
pulse.
As an example for the first two stages, we take L1 = 75 nH, III. E XPERIMENTAL S ETUP
L2 = 65 nH, R1 = 20 Ω, C1 = 100 pF, and VEE = 52 V. The
MOSFET is switched on for 40 ns. Fig. 2 shows the solution The experimental setup is shown in Fig. 3. The generator is
of (1)–(3). As shown in the figure, during the “ON” state, L1 is marked by the dashed line. The generator consisted of three
charged to 25 A, L2 is charged to 2.5 A, and C1 is discharged parts: the digital driver, the MOSFET driver, and the PFC. The
to zero. schematics of the digital and MOSFET drivers are shown in
The forward charge accumulated on the DSRD is assumed to Fig. 4(a) and (b), respectively.
be proportional to The digital and MOSFET drivers were fed by voltage regula-
tors in which their nominal values were 5 and 20 V, respectively.
The PFC was fed by a converter with a nominal value of
QDSRD ∝ I2 dt. (4)
52 V. The 5-, 20-, and 52-V supplies are referred as VCC ,
VDD , and VEE , respectively, through this paper. The generator
Due to high lifetime of carriers, the loss of charge due to was optimized by varying these supplies around their nominal
recombination (< 1–2%) is negligible for efficiency, but may values. All of these units were fed by an external 24-V power
play a role in small thermal drift. supply.
When the MOSFET is switched off, the voltage on C1 The digital driver was triggered by an external function gen-
reaches 600 V, and then, C1 discharges through the diode and erator. The PFC output was connected to a Textronix TDS820
1858 IEEE TRANSACTIONS ON PLASMA SCIENCE, VOL. 37, NO. 9, SEPTEMBER 2009
TABLE II
G ENERATOR N OMINAL PARAMETERS
Fig. 8. (a) (Right axis) SAS and (left axis) DSRD peak outputs versus VEE .
(b) Relative delay versus VEE .
Fig. 6. DSRD output for various R1 values. The vertical scale is 200 V/div.
Fig. 11. SAS peak output and relative delay versus temperature. Vn ∼ Jd . (10)
Lev M. Merensky was born in Kishinev, Moldova, Alex Pokryvailo was born in Vyborg, Russia. He
in 1977. He received the B.Sc. degree in electri- received the M.Sc. and Ph.D. degrees in electrical
cal engineering from Tel Aviv University, Tel Aviv, engineering from the Leningrad Polytechnic Insti-
Israel, in 2004. The presented work is part of his tute, St. Petersburg, Russia, in 1975 and 1987,
thesis for the M.Sc. degree at Tel Aviv University. respectively.
Since 2004, he has been with the Propulsion He is currently with Spellman High Voltage Elec-
Physics Laboratory, Soreq Nuclear Research Center, tronics Corporation, Hauppauge, NY, on sabbatical
Yavne, Israel. leave from the Propulsion Physics Laboratory, Soreq
Nuclear Research Center, Yavne, Israel. His experi-
ence relates to pulsed power, with emphasis on high-
current opening and closing switches and magnetic
design, fast diagnostics, design of HV high-power switch-mode power supplies,
corona discharges, study of switching arcs, design of SF6 -insulated switch
gear, research in the area of interaction of flames with electromagnetic fields,
Alexei F. Kardo-Sysoev was born in Leningrad
etc. He published over 100 papers, two textbooks (in Hebrew), and more than
(now St. Petersburg), Russia, in 1941. He re-
20 patents pertaining to HV technology.
ceived the B.S. degree in semiconductor physics
from Saint Petersburg Electrotechnical University,
St. Petersburg, in 1964 and the Ph.D. degree from the
Ioffe Physical Technical Institute (PTI) of Academy Doron Shmilovitz (M’98) was born in Romania
of Science, St. Petersburg, in 1973 on the basis of in 1963. He received the B.Sc., M.Sc., and Ph.D.
his work in the field of the physics of fast power degrees in electrical engineering from Tel Aviv Uni-
semiconductor switches. versity, Tel Aviv, Israel, in 1986, 1993, and 1997,
In 1967, he joined the Ioffe PTI of Academy of respectively.
Science, where he started R&D work in the field During 1986–1990, he worked in R&D for the
of the physics of fast power semiconductor switches. In the late 1970s, he IAF, where he developed programmable electronic
discovered two effects “superfast reversible breakdown” and “superfast voltage loads. During 1997–1999, he was a Postdoctorate
restoration” in high-voltage p-n junctions. These effects have been applied to Fellow with the New York Polytechnic University,
other semiconductor structures, making possible the development of superfast Brooklyn, where he worked on unity power factor
power semiconductor devices. In 1987, he became a Professor. He was ap- bidirectional onboard chargers for electric vehicles.
pointed to head the Physics Laboratory (in 1987). He is currently with the Since 2000, he has been with the School of Electrical Engineering, Faculty
Power Semiconductor Devices Laboratory, Ioffe PTI. His main areas of interest of Engineering, Tel Aviv University, where he established the state-of-the-art
shifted to ultrawideband electromagnetic, communication, radar, and electronic power electronics and power quality research laboratory. His research interests
jamming. He has authored or coauthored more than 150 scientific and technical include switched-mode converters, topology, dynamics and control, power
papers and inventions. quality and power conversion for alternative energy sources, and general circuit
Prof. Kardo-Sysoev was the recipient of the State Prize in Physics in 1987. theory.