Total No. of Questions : 8] SEAT No.

8
23
P3939 [Total No. of Pages :2

ic-
[5462] - 661

tat
M.E. (E&TC) VLSI & Embedded Systems

9s
0:3
DIGITAL CMOS DESIGN

01 91
3:1
(2017 Pattern) (Semester - I)

0
81
2/1 13
Time : 3 Hours] [Max. Marks :50
0
2/2
Instructions of the condidates:
.23 GP

1) Answer any five questions.

E
81

2) Assume Suitable data if necessary.

8
C

23
3) Neat diagrams must be drawn wherever necessary.

ic-
4) Use of nonprogrammable calculator is allowed.
16

tat
8.2

9s
Q1) a) With the help of diagram & typical dimensions, explain cross section of
.24

0:3
CMOS Inverter. Comment on the doping concentrations & poly silicon
91
49

layer. [5]
3:1
30
81

b) What is need of technology scaling? Explain the types & their

01

characteristics in detail. [5]

01
2/2
GP
2/1

Q2) a) Derive the expression for power delay product. How is it useful to the
CE
81

8
designer? [5]

23
.23

b) Explore multistage logic network & delays. ic-

[5]
16

tat
8.2

9s
.24

Q3) a) Explore equivalent circuit of MOSFET. Explain the gm, Cgs & their
0:3
91

significance. [4]
49

3:1

b) With the help of suitable diagrams, explore n-well process.

30

[4]
81

c) What is need of transient analysis? [2]

01
01
2/2
GP

Q4) a) Explain various RC delay models in brief. Comment on their accuracies.

2/1

[4]
CE
81

b) With the help of mathematical analysis, explain the need of transistor

.23

sizing. [4]
16
8.2

c) Write note on design margin. [2]

.24

[5462]-661 1 P.T.O.
49
Q5) a) Draw a logic circuit involving dynamic hazards & explain the waveforms.

8
[4]

23
ic-
b) Design five input CMOS NAND & NOR gates. Compare w.r.t.area,

tat
dissipation & delay. [4]

9s
c) Why hazards are not so serious in synchronous machines? [2]

0:3
01 91
3:1
0
Q6) a) Design CMOS logic for P = ABCDE + F + G + H. Comment on area &

81
2/1 13
propagation delay. [4]
0
2/2
b) Draw FSM diagram & write HDL code for tea/coffee vending machine.
.23 GP

Assume suitable data. [4]

E
81

8
c) Design 4:1 mux using transmission gates. Compare with conventional
C

23
method. [2]

ic-
16

tat
8.2

9s
Q7) a) What are merits of differential circuits? Explore sense amplifier based
.24

0:3
circuit in detail. [4]
91
49

3:1
b) Compare at least three logic families in detail. [4]
30
81

c) Write note on techniques of low power design. [2]

01
01
2/2
GP
2/1

Q8) a) What is merit of dynamic circuit? Explain with schematic. [4]

CE
81

8
23
b) Explain in brief about materials involved in performance improvement.
.23

Give at least two examples. [4]

ic-
16

tat
c) Write note on high speed design. [2]
8.2

9s
.24

0:3
91
49

3:1
30
81
01
01
2/2
GP
2/1
CE
81

@@@@@
.23
16
8.2
.24

[5462]-661 2
49