Professional Documents
Culture Documents
Descriptio Features: LT1180A/LT1181A Low Power 5V RS232 Dual Driver/Receiver With 0.1 F Capacitors
Descriptio Features: LT1180A/LT1181A Low Power 5V RS232 Dual Driver/Receiver With 0.1 F Capacitors
U
TYPICAL APPLICATIO
2 17
+ 5V INPUT Output Waveforms
0.1µF
4 3
V + OUT
+
LT1180A 0.1µF
DRIVER
OUTPUT
5 7
+ V – OUT RL = 3k
0.1µF CL = 2500pF
0.1µF
6 +
12 15
RS232 OUTPUT RECEIVER
LOGIC OUTPUT
INPUTS R
11 8 CL = 50pF
RS232 OUTPUT
13 14
RS232 INPUT
INPUT
LOGIC 5k
OUTPUTS
10 9
RS232 INPUT LT1180A • TA02
18 5k 16
ON/OFF
LT1180A • TA01
11801afb
1
LT1180A/LT1181A
W W W U
ABSOLUTE AXI U RATI GS (Note 1)
Consult LTC Marketing for parts specified with wider operating temperature ranges.
ELECTRICAL CHARACTERISTICS The ● denotes specifications which apply over the operating temperature
range (0°C ≤ TA ≤ 70°C for commercial grade, and – 40°C ≤ TA ≤ 85°C for industrial grade. (Note 2)
PARAMETER CONDITIONS MIN TYP MAX UNITS
Power Supply Generator
V + Output 7.9 V
V – Output – 7.0 V
Supply Current (VCC) (Note 3), TA = 25°C 9 13 mA
● 16 mA
Supply Current When OFF (VCC) Shutdown (Note 4) LT1180A Only ● 1 10 µA
Supply Rise Time C1 = C2 = C3 = C4 = 0.1µF 0.2 ms
Shutdown to Turn-On LT1180A Only 0.2 ms
ON/OFF Pin Thresholds Input Low Level (Device Shutdown) ● 0.8 1.2 V
Input High Level (Device Enabled) ● 1.6 2.4 V
11801afb
2
LT1180A/LT1181A
ELECTRICAL CHARACTERISTICS The ● denotes specifications which apply over the operating temperature
range (0°C ≤ TA ≤ 70°C for commercial grade, and – 40°C ≤ TA ≤ 85°C for industrial grade. (Note 2)
PARAMETER CONDITIONS MIN TYP MAX UNITS
ON/OFF Pin Current 0V ≤ VON/OFF ≤ 5V ● – 15 80 µA
Oscillator Frequency 130 kHz
Driver
Output Voltage Swing Load = 3k to GND Positive 5.0 7.5 V
Negative ● – 6.3 – 5.0 V
Logic Input Voltage Level Input Low Level (VOUT = High) ● 1.4 0.8 V
Input High Level (VOUT = Low) ● 2.0 1.4 V
Logic Input Current 0.8V ≤ VIN ≤ 2.0V ● 5 20 µA
Output Short-Circuit Current VOUT = 0V ±9 17 mA
Output Leakage Current Shutdown VOUT = ±30V (Note 4) ● 10 100 µA
Date Rate (Note 7) RL = 3k, CL = 2500pF 120 kBaud
RL = 3k, CL = 1000pF 250 kBaud
Slew Rate RL = 3k, CL = 51pF 15 30 V/µs
RL = 3k, CL = 2500pF 4 7 V/µs
Propagation Delay Output Transition tHL High-to-Low (Note 5) 0.6 1.3 µs
Output Transition tLH Low-to-High 0.5 1.3 µs
Receiver
Input Voltage Thresholds Input Low Threshold (VOUT = High) C Grade ● 0.8 1.3 V
Input High Threshold (VOUT = Low) C Grade ● 1.7 2.4 V
Input LowI, M Grade ● 0.2 1.3 V
Input HighI, M Grade ● 1.7 3.0 V
Hysteresis ● 0.1 0.4 1.0 V
Input Resistance VIN = ±10V 3 5 7 kΩ
Output Leakage Current Shutdown (Note 4) 0 ≤ VOUT ≤ VCC ● 1 10 µA
Output Voltage Output Low, IOUT = – 1.6mA ● 0.2 0.4 V
Output High, IOUT = 160µA (VCC = 5V) ● 3.5 4.2 V
Output Short-Circuit Current Sinking Current, VOUT = VCC –20 – 10 mA
Sourcing Current, VOUT = 0V 10 20 mA
Propagation Delay Output Transition tHL High-to-Low (Note 6) 250 600 ns
Output Transition tLH Low-to-High 350 600 ns
Note 1: Absolute Maximum Ratings are those values beyond which the life Note 5: For driver delay measurements, RL = 3k and CL = 51pF. Trigger
of the device may be impaired. points are set between the driver’s input logic threshold and the output
Note 2: Testing done at VCC = 5V and VON/OFF = 3V, unless otherwise transition to the zero crossing (t HL = 1.4V to 0V and tLH = 1.4V to 0V).
specified. Note 6: For receiver delay measurements, CL = 51pF. Trigger points are
Note 3: Supply current is measured as the average over several charge set between the receiver’s input logic threshold and the output transition
pump cycles. C + = C – = C1 = C2 = 0.1µF. All outputs are open, with all to standard TTL/CMOS logic threshold (t HL = 1.3V to 2.4V and tLH = 1.7V
driver inputs tied high. to 0.8V).
Note 4: Supply current measurements in SHUTDOWN are performed with Note 7: Data rate operation guaranteed by slew rate, short-circuit current
VON/OFF ≤ 0.1V. and propagation delay tests.
11801afb
3
LT1180A/LT1181A
U W
TYPICAL PERFOR A CE CHARACTERISTICS
Driver Maximum Output Voltage Driver Minimum Output Voltage
vs Load Capacitance vs Load Capacitance Driver Output Voltage
8.0 –4.0 10
RL = 3k
8
7.5 –4.5
2.25
INPUT HIGH 2.0
2.00 30 ON THRESHOLD
1.75 1.5
1.50 INPUT LOW 20
1.25 1.0
OFF THRESHOLD
1.00 10 0.5
0.75
0.50 0 0
–55 –25 0 25 50 75 100 125 0 25 50 75 100 125 150 –55 –25 0 25 50 75 100 125
TEMPERATURE (°C) DATA RATE (kBAUD) TEMPERATURE (°C)
LT1180A • TPC04 LT1180A • TPC05 LT1180A • TPC06
20 25
2 DRIVERS LOADED RL = 3k
ISC+
LEAKAGE CURRENT (µA)
SUPPLY CURRENT (mA)
10 20
15
15
1 DRIVER LOADED RL = 3k
10 VOUT = 30V ISC–
1 10
VOUT = –30V
NO LOAD
5
5
0 0.1 0
–55 –25 0 25 50 75 100 125 –55 –25 0 25 50 75 100 125 –55 –25 0 25 50 75 100 125
TEMPERATURE (°C) TEMPERATURE (°C) TEMPERATURE (°C)
LT1180A • TPC07 LT1180A • TPC08 LT1180A • TPC09
11801afb
4
LT1180A/LT1181A
U W
TYPICAL PERFOR A CE CHARACTERISTICS
14
SHORT-CIRCUIT CURRENT (mA)
40
12
RX ISC–
0 0
–55 –25 0 25 50 75 100 125 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0
TEMPERATURE (°C) LOAD CAPACITANCE (nF)
LT1180A • TPC10 LT1180A • TPC11
ON/OFF PIN
INPUT
LT1180A • TPC12 LT1180A • TPC13
U U U
PI FU CTIO S
VCC: 5V Input Supply Pin. This pin should be decoupled V +: Positive Supply Output (RS232 Drivers). V + ≈ 2VCC –
with a 0.1µF ceramic capacitor close to the package pin. 1.5V. This pin requires an external charge storage capaci-
Insufficient supply bypassing can result in low output tor C ≥ 0.1µF, tied to ground or VCC. Larger value capaci-
drive levels and erratic charge pump operation. tors may be used to reduce supply ripple. With multiple
GND: Ground Pin. transceivers, the V+ and V – pins may be paralleled into
common capacitors.
ON/OFF: A TTL/CMOS Compatible Operating Mode Con-
trol. A logic low puts the LT1180A in shutdown mode. V –: Negative Supply Output (RS232 Drivers). V – ≈ –(2VCC
Supply current drops to zero and both driver and receiver – 2.5V). This pin requires an external charge storage
outputs assume a high impedance state. A logic high fully capacitor C ≥ 0.1µF. Larger value capacitors may be used
enables the device. to reduce supply ripple. With multiple transceivers, the V+
and V – pins may be paralleled into common capacitors.
11801afb
5
LT1180A/LT1181A
U U U
PI FU CTIO S
TR1 IN, TR2 IN: RS232 Driver Input Pins. These inputs are REC1 IN, REC2 IN: Receiver Inputs. These pins accept
TTL/CMOS compatible. Inputs should not be allowed to RS232 level signals (±30V) into a protected 5k terminating
float. Tie unused inputs to VCC. resistor. The receiver inputs are protected against ESD to
±10kV for human body model discharges. Each receiver
TR1 OUT, TR2 OUT: Driver Outputs at RS232 Voltage
provides 0.4V of hysteresis for noise immunity. Open
Levels. Driver output swing meets RS232 levels for loads
receiver inputs assume a logic low state.
up to 3k. Slew rates are controlled for lightly loaded lines.
Output current capability is sufficient for load conditions REC1 OUT, REC2 OUT: Receiver outputs with TTL/CMOS
up to 2500pF. Outputs are in a high impedance state when Voltage Levels. Outputs are in a high impedance state
in shutdown mode, VCC = 0V, or when the driver disable when in shutdown mode to allow data line sharing. Outputs
pin is active. Outputs are fully short-circuit protected from are fully short-circuit protected to ground or VCC with the
V – + 30V to V + – 30V. Applying higher voltages will not power on, off or in the shutdown mode.
damage the device if the overdrive is moderately current C1 +, C1 –, C2 +, C2 –: Commutating Capacitor Inputs.
limited. Short circuits on one output can load the power These pins require two external capacitors C ≥ 0.1µF: one
supply generator and may disrupt the signal levels of the from C1+ to C1– and another from C2+ to C2 –. C1 should
other outputs. The driver outputs are protected against be deleted if a separate 12V supply is available and con-
ESD to ±10kV for human body model discharges. nected to pin C1+. Similarly, C2 should be deleted if a
separate – 12V supply is connected to pin V –.
U
ESD PROTECTIO
The RS232 line inputs of the LT1180A/LT1181A have on- ESD Test Circuit
chip protection from ESD transients up to ±10kV. The 1 18
protection structures act to divert the static discharge NC ON/OFF
2 LT1180A 17
safely to system ground. In order for the ESD protection to C1+ 5V VCC
+ +
function effectively, the power supply and ground pins of 0.1µF
0.1µF + 3
V+ GND
16 0.1µF
the circuit must be connected to ground through low 4 DR1 OUT 15
C1–
impedances. The power supply decoupling capacitors and RS232
LINE PINS
5 RX1 IN 14
charge pump storage capacitors provide this low imped- + C2+ PROTECTED
TO ±10kV
0.1µF
ance in normal application of the circuit. The only con- 6
C2 –
RX1 OUT 13
11801afb
6
LT1180A/LT1181A
UO
TYPICAL APPLICATI
SHUTDOWN
5V
18 17 18 17
ON/OFF VCC VCC ON/OFF
LT1180A LT1039
15 4
11 8 TTL INPUT RS232 OUTPUT
TTL INPUT RS232 OUTPUT
13 6
TTL INPUT RS232 OUTPUT
12 15
TTL INPUT RS232 OUTPUT
11 8
TTL INPUT RS232 OUTPUT
13 14
TTL OUTPUT RS232 INPUT 16 3
TTL OUTPUT RS232 INPUT
5k
30k
10 9 14 5
TTL OUTPUT RS232 INPUT TTL OUTPUT RS232 INPUT
5k 30k
2
+ C1+
1µF 12 7
4 TTL OUTPUT RS232 INPUT
C1–
5 3 1 30k
+ C2 + V+ V+
1µF 6 7 9
C2 – V– V–
GND + GND
1µF 1µF
16 + 10
LT1180A • TA04
11801afb
7
LT1180A/LT1181A
U
PACKAGE DESCRIPTIO
J Package
16-Lead CERDIP (Narrow .300 Inch, Hermetic)
(Reference LTC DWG # 05-08-1110)
0.840
CORNER LEADS OPTION (21.336)
0.005
(4 PLCS) MAX
(0.127)
MIN
16 15 14 13 12 11 10 9
0.023 – 0.045
(0.584 – 1.143) 0.220 – 0.310
0.025
HALF LEAD
(0.635) (5.588 – 7.874)
OPTION
0.045 – 0.068 RAD TYP
(1.143 – 1.727)
FULL LEAD 1 2 3 4 5 6 7 8
OPTION
0.200
0.300 BSC
(5.080)
(0.762 BSC) MAX
0.015 – 0.060
(0.380 – 1.520)
0.008 – 0.018
0° – 15°
(0.203 – 0.457)
0.045 – 0.065
0.125 0.100
(1.143 – 1.651) (2.54)
(3.175)
NOTE: LEAD DIMENSIONS APPLY TO SOLDER DIP/PLATE MIN 0.014 – 0.026 BSC
OR TIN PLATE LEADS (0.360 – 0.660) J16 1298
J Package
18-Lead CERDIP (Narrow .300 Inch, Hermetic)
(Reference LTC DWG # 05-08-1110)
0.960
CORNER LEADS OPTION
(4 PLCS) (24.384)
0.005 MAX
(0.127)
MIN 18 17 16 15 14 11
13 12 10
0.023 – 0.045
(0.584 – 1.143)
HALF LEAD 0.220 – 0.310
OPTION 0.025
(5.590 – 7.870)
0.045 – 0.068 (0.635)
RAD TYP
(1.143 – 1.727)
FULL LEAD
OPTION 1 2 3 4 5 6 7 8 9
0.200
0.300 BSC (5.080)
(0.762 BSC) MAX
0.015 – 0.060
(0.380 – 1.520)
0.008 – 0.018
0° – 15°
(0.203 – 0.457)
OBSOLETE PACKAGES
11801afb
8
LT1180A/LT1181A
U
PACKAGE DESCRIPTIO
N Package
16-Lead PDIP (Narrow .300 Inch)
(Reference LTC DWG # 05-08-1510)
0.770*
(19.558)
MAX
16 15 14 13 12 11 10 9
0.255 ± 0.015*
(6.477 ± 0.381)
1 2 3 4 5 6 7 8
0.020
(0.508)
MIN 0.065
0.009 – 0.015
(1.651)
(0.229 – 0.381) TYP
+0.035
0.325 –0.015
( )
0.125 0.100 0.018 ± 0.003
+0.889 (3.175) (2.54) (0.457 ± 0.076)
8.255
–0.381 MIN BSC
*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm) N16 1098
N Package
18-Lead PDIP (Narrow .300 Inch)
(Reference LTC DWG # 05-08-1510)
0.900*
(22.860)
MAX
18 17 16 15 14 13 12 11 10
0.255 ± 0.015*
(6.477 ± 0.381)
1 2 3 4 5 6 7 8 9
0.020
(0.508)
MIN 0.065
0.009 – 0.015
(1.651)
(0.229 – 0.381) TYP
+0.035
0.325 –0.015
0.018 ± 0.003
( )
0.125 0.005 0.100
+0.889 (3.175) (0.127) (2.54) (0.457 ± 0.076)
8.255
–0.381 MIN BSC
MIN
*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm) N18 1098
11801afb
9
LT1180A/LT1181A
U
PACKAGE DESCRIPTIO
SW Package
16-Lead Plastic Small Outline (Wide .300 Inch)
(Reference LTC DWG # 05-08-1620)
0.398 – 0.413*
(10.109 – 10.490)
16 15 14 13 12 11 10 9
1 2 3 4 5 6 7 8
0.291 – 0.299**
(7.391 – 7.595)
0° – 8° TYP
0.050
0.009 – 0.013 (1.270) 0.004 – 0.012
(0.229 – 0.330) NOTE 1 BSC (0.102 – 0.305)
0.014 – 0.019
0.016 – 0.050
(0.356 – 0.482)
(0.406 – 1.270)
TYP
NOTE:
1. PIN 1 IDENT, NOTCH ON TOP AND CAVITIES ON THE BOTTOM OF PACKAGES ARE THE MANUFACTURING OPTIONS. S16 (WIDE) 1098
THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS
*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE
11801afb
10
LT1180A/LT1181A
U
PACKAGE DESCRIPTIO
SW Package
18-Lead Plastic Small Outline (Wide .300 Inch)
(Reference LTC DWG # 05-08-1620)
0.447 – 0.463*
(11.354 – 11.760)
18 17 16 15 14 13 12 11 10
0.291 – 0.299** 1 2 3 4 5 6 7 8 9
(7.391 – 7.595)
0.093 – 0.104 0.037 – 0.045
0.010 – 0.029 × 45° (0.940 – 1.143)
(2.362 – 2.642)
(0.254 – 0.737)
0° – 8° TYP
0.050
(1.270) 0.004 – 0.012
0.009 – 0.013
NOTE 1 BSC (0.102 – 0.305)
(0.229 – 0.330) 0.014 – 0.019
0.016 – 0.050
(0.356 – 0.482)
(0.406 – 1.270)
TYP
NOTE:
S18 (WIDE) 1098
1. PIN 1 IDENT, NOTCH ON TOP AND CAVITIES ON THE BOTTOM OF PACKAGES ARE THE MANUFACTURING OPTIONS.
THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS
*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE
11801afb
2 17
12V INPUT 5V INPUT
4 3
LT1180A
5 7
+ –12VOUT
0.1µF 0.1µF
6 +
12 15
RS232 OUTPUT
LOGIC INPUTS
11 8
RS232 OUTPUT
13 14
RS232 INPUT
5k
LOGIC OUTPUTS
10 9
RS232 INPUT
5k
18 16
ON/OFF LT1180A • TA03
RELATED PARTS
PART NUMBER DESCRIPTION COMMENTS
LT1280A/LT1281A 5V 2-Driver/2-Receiver RS232 Transceivers Pin Compatible with LT1180A/LT1181A, ICC = 10mA Max
LT1381 5V 2-Driver/2-Receiver RS232 Transceiver Narrow 16-Pin SO Package
LT1780/LT1781 5V 2-Driver/2-Receiver RS232 Transceivers IEC 1000-4-2 Level 4 Compliance
11801afb