Download as pdf or txt
Download as pdf or txt
You are on page 1of 15

A B C D E F G H

P2132-A01

NVG GK208 DDR3 64BIT


DP + HDMI + VGA(Fly Cable)
1 1

TABLE OF CONTENTS
Page Description
1 Table of Contents
2 PCI EXPRESS
3 GPU FRAME BUFFER: PARTITION A
4 DDR3 Memories
5 DECOUPLING FOR CORE POWER_TOP
2 2

6 DACA VGA
7 IFPAB, IFPE & IFPF TMDS
8 IFPC HDMI
9 IFPD DP
10 MISC INTERFACES
11 STRAPS & FAN
12 POWER SUPPLY I: PEXVDD, 5V
13 POWER SUPPLY II: FBVDDQ
14 POWER SUPPLY III: NVVDD
15 DECOUPLING FOR CORE POWER_BOTTOM
3 3

4 4

5 5

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY

ASSEMBLY BASE LEVEL GENERIC SCHEMATIC ONLY SANTA CLARA, CA 95050, USA
PAGE DETAIL Table of Contents
NV_PN 600-12132-BASE-QS1
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL PCB REV P2132-A01 PAGE 1 OF 15
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS. BOM REV A DATE 14-MAR-2013

A B C D E F G H
A B C D E F G H

PCI EXPRESS
CN1
NONPHY-X8-75PIN
12V_PEX CON_X8
12V_PEX
TRUE COMMON
5.5A

0.6MM
C61 C62 B1
10UF 0.1UF
12V +12V
B2 +12V
16V 16V 3V3_PEX
A2 +12V
10% 10%
1 X5R X7R TRUE A3 +12V 1
1206 0402 3A B3 +12V/RSVD
COMMON COMMON 0.4MM

3.3V B8 +3V3
A9 +3V3
A10 +3V3
GND
SNN_3V3AUX B10 +3V3AUX

3V3_PEX G1A
PEX_PRSNT A1 B5 PEX_SMCLK R110 0 I2CS_SCL
PRSNT1 SMCLK OUT
10

SMDAT B6 PEX_SMDAT 0402 +0.05R COMMON R103 0 I2CS_SDA 10 BGA595


BI COMMON
0402 +0.05R COMMON
C76
1/14 PCI_EXPRESS
4.7UF
6.3V GK208/GF117/GF119
20%
B4 SNN_PEX_WAKE_R* AB6 PEX_VDD
X5R GND PEX_WAKE NC
0603 A4 GND 0.1uF for PEX Gen2 default 1530mA GK208
COMMON B7 GND PEX_IOVDD AA22
A12 A11 PEX_RST* PEX_RST_R* AC7 AB23
GND PERST OUT
12 12
IN PEX_RST PEX_IOVDD
B13 AC24 C171 C170 C131 C128 C163 C172
GND GND PEX_IOVDD
SNN_PEX_CLKREQ* 1UF 1UF 4.7UF 10UF 22UF 22UF
A15 GND AC6 PEX_CLKREQ PEX_IOVDD AD25
NET_NAME DIFF_PAIR NV_NETCLASS 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V
B16 GND PEX_IOVDD AE26
CLOSE TO CONNECTOR NV_NETCLASS DIFF_PAIR NET_NAME 10% 10% 20% 20% 20% 20%
B18 A13 PEX_REFCLK AE8 AE27
GND REFCLK PEX_REFCLK PEXGEN3_SIGNALS PEX_REFCLK PEX_IOVDD X5R X5R X5R X5R X5R X5R
NO STUFF DEFAULT PEX_REFCLK*
A18 GND REFCLK A14 PEX_REFCLK PEXGEN3_SIGNALS AD8 PEX_REFCLK 0402 0402 0603 0805 0805 0805
COMMON COMMON COMMON COMMON COMMON COMMON
PEX_TXX0 10% X7R PEX_TX0
PERP0 A16 PEX_TXX0 PEXGEN3_SIGNALS
0402 16V COMMON PEXGEN3_SIGNALS PEX_TXX0 AC9 PEX_TX0
A17 PEX_TXX0* C134 0.1UF C133 0.1UF PEX_TX0* AB9
PERN0 PEX_TXX0 PEXGEN3_SIGNALS PEXGEN3_SIGNALS PEX_TXX0 PEX_TX0
GND 0402 16V X7R COMMON
10%
B14 PEX_RX0 AG6 GND
2 PETP0 PEX_RX0 PEXGEN3_SIGNALS PEX_RX0 2
B15 PEX_RX0* AG7 AA10
END OF X1 PETN0 PEX_RX0 PEXGEN3_SIGNALS PEX_RX0 PEX_IOVDDQ
PEX_IOVDDQ AA12
A21 PEX_TXX1 0402 16V
10% X7R COMMON PEX_TX1 AB10 AA13 C132 C165 C164 C173 C129 C130
PERP1 PEX_TXX1 PEXGEN3_SIGNALS
C137 0.1UF
PEXGEN3_SIGNALS PEX_TXX1 PEX_TX1 PEX_IOVDDQ 1UF 1UF 4.7UF 10UF 22UF 22UF
A22 PEX_TXX1* C139 0.1UF PEX_TX1* AC10 AA16
PERN1 PEX_TXX1 PEXGEN3_SIGNALS PEXGEN3_SIGNALS PEX_TXX1 PEX_TX1 PEX_IOVDDQ 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V
0402 16V
10% X7R COMMON
PEX_IOVDDQ AA18
10% 10% 20% 20% 20% 20%
B19 PEX_RX1 AF7 AA19
PETP1 PEX_RX1 PEXGEN3_SIGNALS PEX_RX1 PEX_IOVDDQ X5R X5R X5R X5R X5R X5R
B20 PEX_RX1* AE7 AA20 0402 0402 0603 0805 0805 0805
PETN1 PEX_RX1 PEXGEN3_SIGNALS PEX_RX1 PEX_IOVDDQ
A20 GND PEX_IOVDDQ AA21 COMMON COMMON COMMON COMMON COMMON COMMON
PEX_TXX2 10% PEX_TX2
PERP2 A25 PEX_TXX2 PEXGEN3_SIGNALS
0402 16V X7R COMMON PEXGEN3_SIGNALS PEX_TXX2 AD11 PEX_TX2 PEX_IOVDDQ AB22
B22 A26 PEX_TXX2* C147 0.1UF C146 0.1UF PEX_TX2* AC11 AC23
GND PERN2 PEX_TXX2 PEXGEN3_SIGNALS PEXGEN3_SIGNALS PEX_TXX2 PEX_TX2 PEX_IOVDDQ
0402 16V
10% X7R COMMON
PEX_IOVDDQ AD24
A24 B23 PEX_RX2 AE9 AE25 GND
GND PETP2 PEX_RX2 PEXGEN3_SIGNALS PEX_RX2 PEX_IOVDDQ
B24 PEX_RX2* AF9 AF26
PETN2 PEX_RX2 PEXGEN3_SIGNALS PEX_RX2 PEX_IOVDDQ PLACE CLOSE TO GPU OPTION
B26 GND PEX_IOVDDQ AF27
PEX_TXX3 10% X7R PEX_TX3
PERP3 A29 PEX_TXX3 PEXGEN3_SIGNALS
0402 16V COMMON PEXGEN3_SIGNALS PEX_TXX3 AC12 PEX_TX3
A28 A30 PEX_TXX3* C156 0.1UF C155 0.1UF PEX_TX3* AB12
GND PERN3 PEX_TXX3 PEXGEN3_SIGNALS PEXGEN3_SIGNALS PEX_TXX3 PEX_TX3
B29 GND 0402 16V
10% X7R COMMON
A31 B27 PEX_RX3 AG9
GND PETP3 PEX_RX3 PEXGEN3_SIGNALS PEX_RX3
B32 B28 PEX_RX3* AG10
GND END OF X4 PETN3 PEX_RX3 PEXGEN3_SIGNALS PEX_RX3
PEX_TXX4 10% PEX_TX4
PERP4 A35 PEX_TXX4 PEXGEN3_SIGNALS
0402 16V X7R COMMON PEXGEN3_SIGNALS PEX_TXX4 AB13 PEX_TX4
CON_PCI_EXPRESS
A36 PEX_TXX4* C162 0.1UF C160 0.1UF PEX_TX4* AC13
GND PERN4 PEX_TXX4 PEXGEN3_SIGNALS PEXGEN3_SIGNALS PEX_TXX4 PEX_TX4
B48 PRSNT2 0402 16V
10% X7R COMMON
B33 PEX_RX4 AF10
PETP4 PEX_RX4 PEXGEN3_SIGNALS PEX_RX4
B34 PEX_RX4* AE10
PETN4 PEX_RX4 PEXGEN3_SIGNALS PEX_RX4
A34 GND 3V3_PLL
PEX_TXX5 10% X7R PEX_TX5
PERP5 A39 PEX_TXX5 PEXGEN3_SIGNALS
0402 16V COMMON PEXGEN3_SIGNALS PEX_TXX5 AD14 PEX_TX5
B36 A40 PEX_TXX5* C167 0.1UF C166 0.1UF PEX_TX5* AC14 AA8 0.189 Amps GK208
GND PERN5 PEX_TXX5 PEXGEN3_SIGNALS PEXGEN3_SIGNALS PEX_TXX5 PEX_TX5 PEX_PLL_HVDD
0402 16V
10% X7R COMMON
PEX_PLL_HVDD AA9
A38 B37 PEX_RX5 AE12
3 GND PETP5 PEX_RX5 PEXGEN3_SIGNALS PEX_RX5 3
B38 PEX_RX5* AF12
PETN5 PEX_RX5 PEXGEN3_SIGNALS PEX_RX5
B40 GND PEX_SVDD_3V3 AB8
PEX_TXX6 10% PEX_TX6
PERP6 A43 PEX_TXX6 PEXGEN3_SIGNALS
0402 16V X7R COMMON PEXGEN3_SIGNALS PEX_TXX6 AC15 PEX_TX6
A42 A44 PEX_TXX6* C169 0.1UF C168 0.1UF PEX_TX6* AB15
GND PERN6 PEX_TXX6 PEXGEN3_SIGNALS PEXGEN3_SIGNALS PEX_TXX6 PEX_TX6
0402 16V X7R COMMON
10%
B44 B41 PEX_RX6 AG12
GND PETP6 PEX_RX6 PEXGEN3_SIGNALS PEX_RX6
B42 PEX_RX6* AG13
PETN6 PEX_RX6 PEXGEN3_SIGNALS PEX_RX6
A46 GND
PEX_TXX7 10% PEX_TX7
B47 GND PERP7 A47 PEX_TXX7 PEXGEN3_SIGNALS
0402 16V X7R COMMON PEXGEN3_SIGNALS PEX_TXX7 AB16 PEX_TX7
B49 A48 PEX_TXX7* C175 0.1UF C174 0.1UF PEX_TX7* AC16
GND PERN7 PEX_TXX7 PEXGEN3_SIGNALS PEXGEN3_SIGNALS PEX_TXX7 PEX_TX7
A49 GND 0402 16V
10% X7R COMMON
B45 PEX_RX7 AF13
PETP7 PEX_RX7 PEXGEN3_SIGNALS PEX_RX7
B46 PEX_RX7* AE13
END OF X8 PETN7 PEX_RX7 PEXGEN3_SIGNALS PEX_RX7

GND SNN_PEX_TX8 AD17 PEX_TX8 NC


SNN_PEX_TX8* AC17 PEX_TX8 NC
SNN_PEX_RX8 AE15 PEX_RX8 NC
SNN_PEX_RX8* AF15 PEX_RX8 NC
SNN_PEX_TX9 AC18 F2 NVVDD_SENSE
PEX_TX9 NC VDD_SENSE OUT
14
SNN_PEX_TX9* AB18 PEX_TX9 NC
SNN_PEX_RX9 AG15 F1 SNN_GND_SENSE
PEX_RX9 NC GND_SENSE
SNN_PEX_RX9* AG16 PEX_RX9 NC
SNN_PEX_TX10 AB19 PEX_TX10 NC
SNN_PEX_TX10* AC19 PEX_TX10 NC

4
SNN_PEX_RX10 AF16 PEX_RX10 NC 4
SNN_PEX_RX10* AE16 PEX_RX10 NC
SNN_PEX_TX11 AD20 PEX_TX11 NC
SNN_PEX_TX11* AC20 PEX_TX11 NC
SNN_PEX_RX11 AE18 PEX_RX11 NC
SNN_PEX_RX11* AF18 PEX_RX11 NC
SNN_PEX_TX12 AC21 PEX_TX12 NC
SNN_PEX_TX12* AB21 PEX_TX12 NC
SNN_PEX_RX12 AG18 AF22 SNN_PEX_TSTCLK_OUT
PEX_RX12 NC PEX_TSTCLK_OUT
SNN_PEX_RX12* AG19 AE22 SNN_PEX_TSTCLK_OUT* PEX_VDD
PEX_RX12 NC PEX_TSTCLK_OUT
SNN_PEX_TX13 AD23 PEX_TX13 PEX_PLLVDD R147 0
SNN_PEX_TX13*
NC
AE23 PEX_TX13 NC 1.05V 0603 +0.05R COMMON
C161 C159 C157 C158
0.130 Amps GK208 0.1UF 1UF 4.7UF 10UF
SNN_PEX_RX13 AF19 PEX_RX13 NC PEX_PLLVDD AA14
16V 6.3V 6.3V 6.3V
SNN_PEX_RX13* AE19 PEX_RX13 NC PEX_PLLVDD AA15
10% 10% 20% 20%
X7R X5R X5R X5R
SNN_PEX_TX14 AF24 0402 0402 0603 0805
PEX_TX14 NC
SNN_PEX_TX14* AE24 COMMON COMMON COMMON COMMON
PEX_TX14 NC
SNN_PEX_RX14 AE21 PEX_RX14 NC
SNN_PEX_RX14* AF21 PEX_RX14 NC
AD9 GPU_TESTMODE R139 10K GND
TESTMODE GND
SNN_PEX_TX15 AG24 0402 5% COMMON
PEX_TX15 NC
SNN_PEX_TX15* AG25 PEX_TX15 NC PLACE CLOSE TO GPU

5
SNN_PEX_RX15 AG21 PEX_RX15 NC 5
SNN_PEX_RX15* AG22 PEX_RX15 NC

GF119 GF117
AF25 PEX_TERMP R152 2.49K
GK208 PEX_TERMP GND
0402 COMMON
1%
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY

ASSEMBLY BASE LEVEL GENERIC SCHEMATIC ONLY SANTA CLARA, CA 95050, USA
PAGE DETAIL PCI EXPRESS
NV_PN 600-12132-BASE-QS116ci203
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL PCB REV P2132-A01 PAGE 2 OF 15
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS. BOM REV A DATE 14-MAR-2013

A B C D E F G H
A B C D E F G H

GPU FRAME BUFFER: PARTITION A

1 G1B 1
BGA595
COMMON

2/14 FBA
FBA_D<0> E18 F3 FB_CLAMP
4,5
BI FBA_D0 NC FB_CLAMP
4,5 FBA_D<1> F18 FBA_D1
BI R130
4,5 FBA_D<2> E16 FBA_D2 GF119 GF117/GK208
BI 10K
4,5 FBA_D<3> F17 FBA_D3
BI 5%
4,5 FBA_D<4> D20 FBA_D4 0402
BI
4,5 FBA_D<5> D21 FBA_D5 COMMON
BI
4,5 FBA_D<6> F20 FBA_D6
BI
4,5 FBA_D<7> E21 FBA_D7
BI
4,5 FBA_D<8> E15 FBA_D8
BI
4,5 FBA_D<9> D15 FBA_D9
BI
4,5 FBA_D<10> F15 FBA_D10 GND
BI
4,5 FBA_D<11> F13 FBA_D11
BI
4,5 FBA_D<12> C13 FBA_D12
BI
4,5 FBA_D<13> B13 FBA_D13
BI
4,5 FBA_D<14> E13 FBA_D14
BI
4,5 FBA_D<15> D13 FBA_D15
BI
4,5 FBA_D<16> B15 FBA_D16
BI
4,5 FBA_D<17> C16 FBA_D17
BI PD REQUIRED FOR INITIALIZATION
4,5 FBA_D<18> A13 FBA_D18
BI
4,5 FBA_D<19> A15 FBA_D19
BI
FBA_D<20> B18 FBA_CMD<0> FBA_CMD<3>
4,5
BI FBA_D20
4,5 FBA_D<21> A18 FBA_D21
BI R160 R157
4,5 FBA_D<22> A19 FBA_D22
BI 10K 10K
4,5 FBA_D<23> C19 FBA_D23
BI LOWER CHANNEL 5% LOWER CHANNEL 5%
2 4,5 FBA_D<24> B24 FBA_D24 0402 0402 2
BI ODT CKE
4,5 FBA_D<25> C23 FBA_D25 COMMON COMMON
BI
4,5 FBA_D<26> A25 FBA_D26
BI
4,5 FBA_D<27> A24 FBA_D27
BI
4,5 FBA_D<28> A21 FBA_D28
BI
4,5 FBA_D<29> B21 FBA_D29 GND GND
BI
4,5 FBA_D<30> C20 FBA_D30
BI
4,5 FBA_D<31> C21 FBA_D31
BI
FBA_D<32> R22 FBA_CMD<16> FBA_CMD<19>
4,5
BI FBA_D32
FBA_D<33> R24 C27 FBA_CMD<0>
4,5
BI FBA_D33 FBA_CMD0 BI
4,5
R161 R158
FBA_D<34> T22 C26 SNN_FBA_CMD1
4,5
BI FBA_D34 FBA_CMD1 10K 10K
FBA_D<35> R23 E24 FBA_CMD<2>
4,5
BI FBA_D35 FBA_CMD2 BI
4,5
5% 5%
FBA_CMD<3> UPPER CHANNEL UPPER CHANNEL
4,5 FBA_D<36> N25 FBA_D36 FBA_CMD3 F24 4,5
0402 0402
BI BI ODT CKE
FBA_D<37> N26 D27 FBA_CMD<4>
4,5
BI FBA_D37 FBA_CMD4 BI
4,5 COMMON COMMON
FBA_D<38> N23 D26 FBA_CMD<5>
4,5
BI FBA_D38 FBA_CMD5 BI
4,5
FBA_D<39> N24 F25 FBA_CMD<6>
4,5
BI FBA_D39 FBA_CMD6 BI
4,5
FBA_D<40> V23 F26 FBA_CMD<7>
4,5
BI FBA_D40 FBA_CMD7 BI
4,5
FBA_D<41> V22 F23 FBA_CMD<8> GND GND
4,5
BI FBA_D41 FBA_CMD8 BI
4,5
FBA_D<42> T23 G22 FBA_CMD<9>
4,5
BI FBA_D42 FBA_CMD9 BI
4,5
FBA_D<43> U22 G23 FBA_CMD<10>
4,5
BI FBA_D43 FBA_CMD10 BI
4,5
FBA_D<44> Y24 G24 FBA_CMD<11> FBA_CMD<20>
4,5
BI FBA_D44 FBA_CMD11 BI
4,5
FBA_D<45> AA24 F27 FBA_CMD<12>
4,5
BI FBA_D45 FBA_CMD12 BI
4,5
R163
FBA_D<46> Y22 G25 FBA_CMD<13>
4,5
BI FBA_D46 FBA_CMD13 BI
4,5
10K
FBA_D<47> AA23 G27 FBA_CMD<14>
4,5
BI FBA_D47 FBA_CMD14 BI
4,5
5%
FBA_CMD<15> RST
4,5 FBA_D<48> AD27 FBA_D48 FBA_CMD15 G26 4,5
0402
BI BI
FBA_D<49> AB25 M24 FBA_CMD<16>
4,5
BI FBA_D49 FBA_CMD16 BI
4,5 COMMON
FBA_D<50> AD26 M23 SNN_FBA_CMD17
4,5
BI FBA_D50 FBA_CMD17
FBA_D<51> AC25 K24 FBA_CMD<18>
4,5
BI FBA_D51 FBA_CMD18 BI
4,5
FBA_D<52> AA27 K23 FBA_CMD<19>
4,5
BI FBA_D52 FBA_CMD19 BI
4,5
FBA_D<53> AA26 M27 FBA_CMD<20> GND
4,5
BI FBA_D53 FBA_CMD20 BI
4,5
FBA_D<54> W26 M26 FBA_CMD<21>
3 4,5
BI FBA_D54 FBA_CMD21 BI
4,5
3
FBA_D<55> Y25 M25 FBA_CMD<22>
4,5
BI FBA_D55 FBA_CMD22 BI
4,5
FBA_D<56> R26 K26 FBA_CMD<23>
4,5
BI FBA_D56 FBA_CMD23 BI
4,5
FBA_D<57> T25 K22 FBA_CMD<24>
4,5
BI FBA_D57 FBA_CMD24 BI
4,5
FBA_D<58> N27 J23 FBA_CMD<25>
4,5
BI FBA_D58 FBA_CMD25 BI
4,5
FBA_D<59> R27 J25 FBA_CMD<26>
4,5
BI FBA_D59 FBA_CMD26 BI
4,5
FBA_D<60> V26 J24 FBA_CMD<27>
4,5
BI FBA_D60 FBA_CMD27 BI
4,5
FBA_D<61> V27 K27 FBA_CMD<28>
4,5
BI FBA_D61 FBA_CMD28 BI
4,5
FBA_D<62> W27 K25 FBA_CMD<29>
4,5
BI FBA_D62 FBA_CMD29 BI
4,5
FBA_D<63> W25 J27 FBA_CMD<30>
4,5
BI FBA_D63 FBA_CMD30 BI
4,5
J26 SNN_FBA_CMD31
FBA_CMD31
CLK Termination
4,5 FBA_DQM<0> D19 FBA_DQM0
BI
4,5 FBA_DQM<1> D14 FBA_DQM1
BI
4,5 FBA_DQM<2> C17 FBA_DQM2
BI
4,5 FBA_DQM<3> C22 FBA_DQM3
BI
FBA_DQM<4> P24 FBA_CLK0
4,5
BI FBA_DQM4 3,4,4
IN
4,5 FBA_DQM<5> W24 FBA_DQM5
BI R155
4,5 FBA_DQM<6> AA25 FBA_DQM6
BI
SNN_FBA_DEBUG0 80.6
4,5 FBA_DQM<7> U25 FBA_DQM7 FBA_DEBUG0 F22
BI 1%
J22 SNN_FBA_DEBUG1
FBA_DEBUG1 0402
COMMON
FBA_DQS_WP<0> E19 FBA_CLK0*
4,5
BI FBA_DQS_WP0 3,4,4
IN
4,5 FBA_DQS_WP<1> C15 FBA_DQS_WP1 NET_NAME DIFF_PAIR NV_NETCLASS
BI
FBA_DQS_WP<2> B16 D24 FBA_CLK0
4,5
BI FBA_DQS_WP2 FBA_CLK0 FBA_CLK0 FB_CLK OUT
3,4,4
FBA_DQS_WP<3> B22 D25 FBA_CLK0*
4,5
BI FBA_DQS_WP3 FBA_CLK0 FBA_CLK0 FB_CLK
OUT
3,4,4
FBA_DQS_WP<4> R25 N22 FBA_CLK1
4,5
BI FBA_DQS_WP4 FBA_CLK1 FBA_CLK1 FB_CLK
OUT
3,4,4
FBA_DQS_WP<5> W23 M22 FBA_CLK1*
4,5
BI FBA_DQS_WP5 FBA_CLK1 FBA_CLK1 FB_CLK
OUT
3,4,4
4,5 FBA_DQS_WP<6>AB26 FBA_DQS_WP6
BI
4,5 FBA_DQS_WP<7> T26 FBA_DQS_WP7
BI
4 4

FBA_DQS_RN<0> F19 D18 SNN_FBA_WCK01


4,5
BI FBA_DQS_RN0 FBA_WCK01
FBA_DQS_RN<1> C14 C18 SNN_FBA_WCK01*
4,5
BI FBA_DQS_RN1 FBA_WCK01
FBA_DQS_RN<2> A16 D17 SNN_FBA_WCK23
4,5
BI FBA_DQS_RN2 FBA_WCK23
FBA_DQS_RN<3> A22 D16 SNN_FBA_WCK23* FBA_CLK1
4,5
BI FBA_DQS_RN3 FBA_WCK23 3,4,4
IN
FBA_DQS_RN<4> P25 T24 SNN_FBA_WCK45
4,5
BI FBA_DQS_RN4 FBA_WCK45 R156
FBA_DQS_RN<5> W22 U24 SNN_FBA_WCK45*
4,5
BI FBA_DQS_RN5 FBA_WCK45 80.6
FBA_DQS_RN<6> AB27 V24 SNN_FBA_WCK67
4,5
BI FBA_DQS_RN6 FBA_WCK67 1%
FBA_DQS_RN<7> T27 V25 SNN_FBA_WCK67*
4,5
BI FBA_DQS_RN7 FBA_WCK67 0402
COMMON
3,4,4 FBA_CLK1*
IN

FB_PLLAVDD F16 1V_PLL

FB_PLLAVDD P22

FB_PLLAVDD FB_DLLAVDD H22

GF117 GF119/GK208

SNN_FB_VREF D23 FB_VREF_PROBE

5 5

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY

ASSEMBLY BASE LEVEL GENERIC SCHEMATIC ONLY SANTA CLARA, CA 95050, USA
PAGE DETAIL GPU FRAME BUFFER: PARTITION A
NV_PN 600-12132-BASE-QS1
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL PCB REV P2132-A01 PAGE 3 OF 15
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS. BOM REV A DATE 14-MAR-2013

A B C D E F G H
A B C D E F G H

DDR3 Memories

M1C M2B M3B M4B

1 FBGA96 FBGA96 CMD MAPPING FBGA96 FBGA96 1


CMD MAPPING BGA100 FBVDDQ BGA100 FBVDDQ BGA100 FBVDDQ BGA100 FBVDDQ
<31..0> <63..32>
COMMON COMMON COMMON COMMON
<31..0> <63..32> ODT
FBA_CMD<11> J3 B2 FBA_CMD<11> J3 B2 CMD0 FBA_CMD<11> J3 B2 FBA_CMD<11> J3 B2
4,5
BI RAS VDD 4,5
BI RAS VDD 4,5
BI RAS VDD 4,5
BI RAS VDD
CMD0 ODT FBA_CMD<15> FBA_CMD<15> CMD1 FBA_CMD<15> FBA_CMD<15>
4,5 K3 CAS VDD D9 4,5 K3 CAS VDD D9 4,5 K3 CAS VDD D9 4,5 K3 CAS VDD D9
CMD1 BI BI CMD2 CS0* BI BI
FBA_CMD<28> L3 G7 FBA_CMD<28> L3 G7 FBA_CMD<28> L3 G7 FBA_CMD<28> L3 G7
4,5
BI WE VDD 4,5
BI WE VDD CMD3 CKE
4,5
BI WE VDD 4,5
BI WE VDD
CMD2 CS0* FBA_CMD<2> FBA_CMD<2> FBA_CMD<18> FBA_CMD<18>
4,5 L2 CS/CS0 VDD K2 4,5 L2 CS/CS0 VDD K2 4,5 L2 CS/CS0 VDD K2 4,5 L2 CS/CS0 VDD K2
CMD3 CKE BI BI CMD4 A9 A9 BI BI
VDD K8 VDD K8 VDD K8 VDD K8
CMD4 A9 A9 FBA_CMD<7> FBA_CMD<7> CMD5 A6 A6 FBA_CMD<7> FBA_CMD<7>
4,5 N3 A0 VDD N1 4,5 N3 A0 VDD N1 4,5 N3 A0 VDD N1 4,5 N3 A0 VDD N1
CMD5 A6 A6 BI BI CMD6 A3 A3 BI BI
FBA_CMD<10> P7 N9 FBA_CMD<10> P7 N9 FBA_CMD<10> P7 N9 FBA_CMD<10> P7 N9
CMD6 A3 A3
4,5
BI A1 VDD 4,5
BI A1 VDD CMD7 A0 A0
4,5
BI A1 VDD 4,5
BI A1 VDD
FBA_CMD<24> P3 R1 FBA_CMD<24> P3 R1 FBA_CMD<24> P3 R1 FBA_CMD<24> P3 R1
CMD7 A0 A0
4,5
BI A2 VDD 4,5
BI A2 VDD CMD8 A8 A8
4,5
BI A2 VDD 4,5
BI A2 VDD
FBA_CMD<6> N2 R9 FBA_CMD<6> N2 R9 FBA_CMD<6> N2 R9 FBA_CMD<6> N2 R9
CMD8 A8 A8 4,5
BI A3 VDD 4,5
BI A3 VDD CMD9 A12 A12 4,5
BI A3 VDD 4,5
BI A3 VDD
FBA_CMD<22> P8 FBA_CMD<22> P8 FBA_CMD<22> P8 FBA_CMD<22> P8
CMD9 A12 A12 4,5
BI A4 4,5
BI A4 CMD10 A1 A1 4,5
BI A4 4,5
BI A4
FBA_CMD<26> P2 FBA_CMD<26> P2 FBA_CMD<26> P2 FBA_CMD<26> P2
CMD10 A1 A1 4,5
BI A5 4,5
BI A5 CMD11 RAS* RAS* 4,5
BI A5 4,5
BI A5
FBA_CMD<5> R8 FBA_CMD<5> R8 FBA_CMD<5> R8 FBA_CMD<5> R8
CMD11 RAS* RAS* 4,5
BI A6 4,5
BI A6 CMD12 A13 A13 4,5
BI A6 4,5
BI A6
FBA_CMD<21> R2 A1 FBA_CMD<21> R2 A1 FBA_CMD<21> R2 A1 FBA_CMD<21> R2 A1
CMD12 A13 A13 4,5
BI A7 VDDQ 4,5
BI A7 VDDQ CMD13 BA1 BA1 4,5
BI A7 VDDQ 4,5
BI A7 VDDQ
FBA_CMD<8> T8 A8 FBA_CMD<8> T8 A8 FBA_CMD<8> T8 A8 FBA_CMD<8> T8 A8
CMD13 BA1 BA1 4,5
BI A8 VDDQ 4,5
BI A8 VDDQ CMD14 A14 A14 4,5
BI A8 VDDQ 4,5
BI A8 VDDQ
FBA_CMD<4> R3 C1 FBA_CMD<4> R3 C1 FBA_CMD<4> R3 C1 FBA_CMD<4> R3 C1
CMD14 A14 A14 4,5
BI A9 VDDQ 4,5
BI A9 VDDQ CMD15 CAS* CAS* 4,5
BI A9 VDDQ 4,5
BI A9 VDDQ
FBA_CMD<25> L7 C9 FBA_CMD<25> L7 C9 CMD16 ODT FBA_CMD<25> L7 C9 FBA_CMD<25> L7 C9
CMD15 CAS* CAS* 4,5
BI A10/AP VDDQ 4,5
BI A10/AP VDDQ 4,5
BI A10/AP VDDQ 4,5
BI A10/AP VDDQ
CMD16 ODT FBA_CMD<23> R7 D2 FBA_CMD<23> R7 D2 CMD17 FBA_CMD<23> R7 D2 FBA_CMD<23> R7 D2
4,5
BI A11 VDDQ 4,5
BI A11 VDDQ 4,5
BI A11 VDDQ 4,5
BI A11 VDDQ
CMD17 FBA_CMD<9> N7 E9 FBA_CMD<9> N7 E9 CMD18 CS0* FBA_CMD<9> N7 E9 FBA_CMD<9> N7 E9
4,5
BI A12/BC VDDQ 4,5
BI A12/BC VDDQ 4,5
BI A12/BC VDDQ 4,5
BI A12/BC VDDQ
CMD18 CS0* FBA_CMD<12> T3 F1 FBA_CMD<12> T3 F1 CMD19 CKE FBA_CMD<12> T3 F1 FBA_CMD<12> T3 F1
4,5
BI A13 VDDQ 4,5
BI A13 VDDQ 4,5
BI A13 VDDQ 4,5
BI A13 VDDQ
CMD19 CKE FBA_CMD<14> T7 H2 FBA_CMD<14> T7 H2 CMD20 RST RST FBA_CMD<14> T7 H2 FBA_CMD<14> T7 H2
4,5
BI A14 VDDQ 4,5
BI A14 VDDQ 4,5
BI A14 VDDQ 4,5
BI A14 VDDQ
CMD20 RST RST FBA_CMD<30> M7 H9 FBA_CMD<30> M7 H9 CMD21 A7 A7 FBA_CMD<30> M7 H9 FBA_CMD<30> M7 H9
4,5
BI 30 A15/BA3 VDDQ 4,5
BI 30 A15/BA3 VDDQ 4,5
BI 30 A15/BA3 VDDQ 4,5
BI 30 A15/BA3 VDDQ
CMD21 A7 A7 CMD22 A4 A4
CMD22 A4 A4 CMD23 A11 A11
CMD23 A11 A11 CMD24 A2 A2
CMD24 A2 A2 CMD25 A10 A10
CMD25 A10 A10 CMD26 A5 A5
CMD26 A5 A5 CMD27 BA2 BA2
2 CMD27 BA2 BA2 FBA_CMD<29> FBA_CMD<29> CMD28 WE* WE* FBA_CMD<29> FBA_CMD<29>
2
4,5 M2 BA0 4,5 M2 BA0 4,5 M2 BA0 4,5 M2 BA0
CMD28 WE* WE* BI BI CMD29 BA0 BA0 BI BI
FBA_CMD<13> N8 FBA_CMD<13> N8 FBA_CMD<13> N8 FBA_CMD<13> N8
CMD29 BA0 BA0
4,5
BI BA1 4,5
BI BA1 CMD30 A15 A15
4,5
BI BA1 4,5
BI BA1
FBA_CMD<27> M3 FBA_CMD<27> M3 FBA_CMD<27> M3 FBA_CMD<27> M3
CMD30 A15 A15
4,5
BI BA2 4,5
BI BA2 4,5
BI BA2 4,5
BI BA2
VSSQ B1 VSSQ B1 VSSQ B1 VSSQ B1
FBA_CMD<3> K9 B9 FBA_CMD<3> K9 B9 FBA_CMD<19> K9 B9 FBA_CMD<19> K9 B9
4,5
BI CKE/CKE0 VSSQ 4,5
BI CKE/CKE0 VSSQ 4,5
BI CKE/CKE0 VSSQ 4,5
BI CKE/CKE0 VSSQ
FBA_CLK0 J7 D1 FBA_CLK0 J7 D1 FBA_CLK1 J7 D1 FBA_CLK1 J7 D1
3,3,4
IN CLK VSSQ 3,3,4
IN CLK VSSQ 3,3,4
IN CLK VSSQ 3,3,4
IN CLK VSSQ
FBA_CLK0* K7 D8 FBA_CLK0* K7 D8 FBA_CLK1* K7 D8 FBA_CLK1* K7 D8
3,3,4
IN CLK VSSQ 3,3,4
IN CLK VSSQ 3,3,4
IN CLK VSSQ 3,3,4
IN CLK VSSQ
VSSQ E2 VSSQ E2 VSSQ E2 VSSQ E2
VSSQ E8 VSSQ E8 VSSQ E8 VSSQ E8
VSSQ F9 VSSQ F9 VSSQ F9 VSSQ F9
SNN_FBA1_NC_J2 J1 NC/ODT1 G1 SNN_FBA2_NC_J2 J1 NC/ODT1 G1 SNN_FBA3_NC_J2 J1 NC/ODT1 G1 SNN_FBA4_NC_J2 J1 NC/ODT1 G1
VSSQ VSSQ VSSQ VSSQ
SNN_FBA1_NC_J10 J9 NC/CKE1 G9 SNN_FBA2_NC_J10 J9 NC/CKE1 G9 SNN_FBA3_NC_J10 J9 NC/CKE1 G9 SNN_FBA4_NC_J10 J9 NC/CKE1 G9
VSSQ VSSQ VSSQ VSSQ
SNN_FBA1_NC_L2 L1 NC/CS1 SNN_FBA2_NC_L2 L1 NC/CS1 SNN_FBA3_NC_L2 L1 NC/CS1 SNN_FBA4_NC_L2 L1 NC/CS1
SNN_FBA1_NC_L10 L9 NC/ZQ1 SNN_FBA2_NC_L10 L9 NC/ZQ1 SNN_FBA3_NC_L10 L9 NC/ZQ1 SNN_FBA4_NC_L10 L9 NC/ZQ1

VSS A9 VSS A9 VSS A9 VSS A9


VSS B3 VSS B3 VSS B3 VSS B3
VSS E1 VSS E1 VSS E1 VSS E1
VSS G8 VSS G8 VSS G8 VSS G8
VSS J2 VSS J2 VSS J2 VSS J2
VSS J8 VSS J8 VSS J8 VSS J8
VSS M1 VSS M1 VSS M1 VSS M1
FBA_CMD<20> T2 M9 FBA_CMD<20> T2 M9 FBA_CMD<20> T2 M9 FBA_CMD<20> T2 M9
4,5
BI RESET VSS 4,5
BI RESET VSS 4,5
BI RESET VSS 4,5
BI RESET VSS
VSS P1 VSS P1 VSS P1 VSS P1
FBA_CMD<0> K1 P9 FBA_CMD<0> K1 P9 FBA_CMD<16> K1 P9 FBA_CMD<16> K1 P9
4,5
BI ODT/ODT0 VSS 4,5
BI ODT/ODT0 VSS 4,5
BI ODT/ODT0 VSS 4,5
BI ODT/ODT0 VSS
VSS T1 VSS T1 VSS T1 VSS T1
FBA0_ZQ0 L8 T9 FBA0_ZQ1 L8 T9 FBA0_ZQ2 L8 T9 FBA0_ZQ3 L8 T9
ZQ/ZQ0 VSS ZQ/ZQ0 VSS ZQ/ZQ0 VSS ZQ/ZQ0 VSS
FBVDDQ
R166 R162 R164 R159
243 243 243 243
3 1% 1% 1% 1% R165 3
0402 GND 0402 GND 0402 GND 0402 GND
1K
COMMON COMMON COMMON COMMON
1%
0402
0.75V COMMON
VREFDQ H1 VREFDQ H1 VREFDQ H1 VREFDQ H1
GND VREFCA M8 GND VREFCA M8 GND VREFCA M8 GND VREFCA M8
C190 C187 R167
0.1UF 0.1UF 1K
16V 16V 1%
10% 10% 0402
FB_VREF COMMON
X7R X7R
0402 0.3MM 0402
COMMON COMMON

GND
GND
CLOSE TO MEMORY
M2C M1B M3C M4A FBVDDQ PLACE TOPSIDE FBVDDQ M4
FBGA96 FBGA96 FBGA96 FBGA96 M1
BGA100 BGA100 BGA100 BGA100
COMMON COMMON COMMON COMMON
FBA_D<0> F8 FBA_D<16> C8 FBA_D<32> H3 FBA_D<48> A3 C188 C202 C191 C180 C205 C184 C178 C182 C176
4,5
BI DQ0 4,5
BI DQ0 4,5
BI DQ0 4,5
BI DQ0 1UF 1UF 1UF 1UF 1UF 1UF 1UF 1UF 10UF
4,5 FBA_D<1> F7 DQ1 4,5 FBA_D<17> A7 DQ1 4,5 FBA_D<33> F2 DQ1 4,5 FBA_D<49> C3 DQ1
BI BI BI BI 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V
4,5 FBA_D<2> H8 DQ2 4,5 FBA_D<18> D7 DQ2 4,5 FBA_D<34> G2 DQ2 4,5 FBA_D<50> C2 DQ2
BI BI BI BI 10% 10% 10% 10% 10% 10% 10% 10% 20%
4,5 FBA_D<3> H7 DQ3 4,5 FBA_D<19> B8 DQ3 4,5 FBA_D<35> E3 DQ3 4,5 FBA_D<51> A2 DQ3 X5R X5R X5R X5R X5R X5R X5R X5R X5R
BI BI BI BI
4,5 FBA_D<4> E3 DQ4 4,5 FBA_D<20> C3 DQ4 4,5 FBA_D<36> F8 DQ4 4,5 FBA_D<52> A7 DQ4 0402 0402 0402 0402 0402 0402 0402 0402 0805
BI BI BI BI
4,5 FBA_D<5> F2 DQ5 4,5 FBA_D<21> A3 DQ5 4,5 FBA_D<37> F7 DQ5 4,5 FBA_D<53> B8 DQ5 COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON
BI BI BI BI
4,5 FBA_D<6> H3 DQ6 4,5 FBA_D<22> C2 DQ6 4,5 FBA_D<38> H8 DQ6 4,5 FBA_D<54> D7 DQ6
BI BI BI BI
4 4,5 FBA_D<7> G2 DQ7 4,5 FBA_D<23> A2 DQ7 4,5 FBA_D<39> H7 DQ7 4,5 FBA_D<55> C8 DQ7 4
BI BI BI BI C203 C185 C208 C209 C177 C179 C210 C181
1UF 1UF 4.7UF 4.7UF 1UF 1UF 4.7UF 4.7UF
4,5 FBA_DQM<0> E7 DQM 4,5 FBA_DQM<2> D3 DQM 4,5 FBA_DQM<4> E7 DQM 4,5 FBA_DQM<6> D3 DQM GND GND
BI BI BI BI 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V
4,5 FBA_DQS_WP<0> F3 DQS 4,5 FBA_DQS_WP<2> C7 DQS 4,5 FBA_DQS_WP<4> F3 DQS 4,5 FBA_DQS_WP<6> C7 DQS
BI BI BI BI 10% 10% 20% 20% 10% 10% 20% 20%
4,5 FBA_DQS_RN<0> G3 DQS* 4,5 FBA_DQS_RN<2> B7 DQS* 4,5 FBA_DQS_RN<4> G3 DQS* 4,5 FBA_DQS_RN<6> B7 DQS* X5R X5R X5R X5R X5R X5R X5R X5R
BI BI BI BI
0402 0402 0603 0603 0402 0402 0603 0603
COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON
M1A M2A M4C M3A

FBGA96 FBGA96 FBGA96 FBGA96


BGA100 BGA100 BGA100 BGA100
COMMON COMMON COMMON COMMON FBVDDQ M2 GND FBVDDQ M3 GND
4,5 FBA_D<8> E3 DQ0 4,5 FBA_D<24> A3 DQ0 4,5 FBA_D<40> F8 DQ0 4,5 FBA_D<56> B8 DQ0
BI BI BI BI
4,5 FBA_D<9> H3 DQ1 4,5 FBA_D<25> C3 DQ1 4,5 FBA_D<41> E3 DQ1 4,5 FBA_D<57> D7 DQ1
BI BI BI BI
4,5 FBA_D<10> F2 DQ2 4,5 FBA_D<26> A2 DQ2 4,5 FBA_D<42> H8 DQ2 4,5 FBA_D<58> C8 DQ2
BI BI BI BI C199 C189 C201 C197 C186 C192 C196 C195
4,5 FBA_D<11> G2 DQ3 4,5 FBA_D<27> C2 DQ3 4,5 FBA_D<43> H7 DQ3 4,5 FBA_D<59> A7 DQ3
BI BI BI BI 1UF 1UF 1UF 1UF 1UF 1UF 1UF 1UF
4,5 FBA_D<12> F7 DQ4 4,5 FBA_D<28> A7 DQ4 4,5 FBA_D<44> F7 DQ4 4,5 FBA_D<60> C3 DQ4
BI BI BI BI 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V
4,5 FBA_D<13> H7 DQ5 4,5 FBA_D<29> B8 DQ5 4,5 FBA_D<45> H3 DQ5 4,5 FBA_D<61> C2 DQ5
BI BI BI BI 10% 10% 10% 10% 10% 10% 10% 10%
4,5 FBA_D<14> F8 DQ6 4,5 FBA_D<30> D7 DQ6 4,5 FBA_D<46> G2 DQ6 4,5 FBA_D<62> A2 DQ6 X5R X5R X5R X5R X5R X5R X5R X5R
BI BI BI BI
4,5 FBA_D<15> H8 DQ7 4,5 FBA_D<31> C8 DQ7 4,5 FBA_D<47> F2 DQ7 4,5 FBA_D<63> A3 DQ7 0402 0402 0402 0402 0402 0402 0402 0402
BI BI BI BI
COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON

4,5 FBA_DQM<1> E7 DQM 4,5 FBA_DQM<3> D3 DQM 4,5 FBA_DQM<5> E7 DQM 4,5 FBA_DQM<7> D3 DQM
BI BI BI BI
4,5 FBA_DQS_WP<1> F3 DQS 4,5 FBA_DQS_WP<3> C7 DQS 4,5 FBA_DQS_WP<5> F3 DQS 4,5 FBA_DQS_WP<7> C7 DQS
BI BI BI BI C198 C183 C206 C207 C204 C193 C200 C194
4,5 FBA_DQS_RN<1> G3 DQS* 4,5 FBA_DQS_RN<3> B7 DQS* 4,5 FBA_DQS_RN<5> G3 DQS* 4,5 FBA_DQS_RN<7> B7 DQS*
BI BI BI BI 1UF 1UF 4.7UF 4.7UF 1UF 1UF 4.7UF 4.7UF
GND
6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V
10% 10% 20% 20% 10% 10% 20% 20%
GND
X5R X5R X5R X5R X5R X5R X5R X5R
0402 0402 0603 0603 0402 0402 0603 0603
COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON

5 MEMORY DECOUPLING 5
GND GND

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY

ASSEMBLY BASE LEVEL GENERIC SCHEMATIC ONLY SANTA CLARA, CA 95050, USA
PAGE DETAIL DDR3 Memories
NV_PN 600-12132-BASE-QS116ci203
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL PCB REV P2132-A01 PAGE 4 OF 15
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS. BOM REV A DATE 14-MAR-2013

A B C D E F G H
A B C D E F G H

DECOUPLING FOR CORE POWER_TOP


G1E G1F
G1C

BGA595 BGA595
BGA595
COMMON COMMON
NVVDD COMMON

11/14 NVVDD
FBVDDQ 12/14 FBVDDQ 13/14 GND
K10 VDD A2 GND GND M13
1
K12 VDD B26 FBVDDQ AB17 GND GND M15 1
C123 C124 K14 C25 AB20 M17
0.1UF 0.1UF VDD FBVDDQ GND GND
K16 C145 C151 C149 C148 E23 AB24 N10
16V 16V
VDD 0.1UF 0.1UF 0.1UF 0.1UF FBVDDQ GND GND
K18 VDD E26 FBVDDQ AC2 GND GND N12
10% 10% 16V 16V 16V 16V
X7R X7R L11 VDD F14 FBVDDQ AC22 GND GND N14
10% 10% 10% 10%
0402 0402 L13 VDD X7R X7R X7R X7R F21 FBVDDQ AC26 GND GND N16
COMMON COMMON L15 VDD 0402 0402 0402 0402 G13 FBVDDQ AC5 GND GND N18
L17 VDD COMMON COMMON COMMON COMMON G14 FBVDDQ AC8 GND GND P11
M10 VDD G15 FBVDDQ AD12 GND GND P13
M12 VDD G16 FBVDDQ AD13 GND GND P15
GND M14 VDD G18 FBVDDQ A26 GND GND P17
M16 VDD GND G19 FBVDDQ AD15 GND GND P2
M18 VDD G20 FBVDDQ AD16 GND GND P23
C113 C114 C120 C119 N11 G21 AD18 P26
1UF 1UF 1UF 1UF VDD FBVDDQ GND GND
N13 VDD H24 FBVDDQ AD19 GND GND P5
6.3V 6.3V 6.3V 6.3V
N15 VDD H26 FBVDDQ AD21 GND GND R10
10% 10% 10% 10% C142 C143 C150 C144
X5R X5R X5R X5R N17 VDD J21 FBVDDQ AD22 GND GND R12
1UF 1UF 1UF 1UF
0402 0402 0402 0402 P10 VDD K21 FBVDDQ AE11 GND GND R14
6.3V 6.3V 6.3V 6.3V
COMMON COMMON COMMON COMMON P12 VDD L22 FBVDDQ AE14 GND GND R16
10% 10% 10% 10%
P14 VDD X5R X5R X5R X5R L24 FBVDDQ AE17 GND GND R18
P16 VDD 0402 0402 0402 0402 L26 FBVDDQ AE20 GND GND T11
P18 VDD COMMON COMMON COMMON COMMON M21 FBVDDQ AB11 GND GND T13
GND R11 VDD N21 FBVDDQ AF1 GND GND T15
R13 VDD R21 FBVDDQ AF11 GND GND T17
R15 VDD T21 FBVDDQ AF14 GND GND U10
C111 C108 C98 C100 R17 GND V21 AF17 U12
4.7UF 4.7UF 4.7UF 4.7UF VDD FBVDDQ GND GND
T10 VDD W21 FBVDDQ AF20 GND GND U14
6.3V 6.3V 6.3V 6.3V
T12 VDD AF23 GND GND U16
20% 20% 20% 20%
X5R X5R X5R X5R T14 VDD AF5 GND GND U18
2 0603 0603 0603 0603 T16 VDD AF8 GND GND U2 2
COMMON COMMON COMMON COMMON T18 C141 C152 C153 C140 AG2 U23
VDD 4.7UF 4.7UF 4.7UF 4.7UF GND GND
U11 VDD AG26 GND GND U26
6.3V 6.3V 6.3V 6.3V
U13 VDD AB14 GND GND U5
20% 20% 20% 20%
U15 VDD X5R X5R X5R X5R B1 GND GND V11
GND U17 VDD 0603 0603 0603 0603 B11 GND GND V13
V10 VDD COMMON COMMON COMMON COMMON B14 GND GND V15
V12 VDD B17 GND GND V17
V14 VDD B20 GND GND Y2
C81 C80 C88 C93 C87 C92 V16 B23 Y23
10UF 10UF 10UF 10UF 10UF 10UF VDD GND GND
V18 VDD GND B27 GND GND Y26
6.3V 6.3V 6.3V 6.3V 6.3V 6.3V
B5 GND GND Y5
20% 20% 20% 20% 20% 20%
X5R X5R X5R X5R X5R X5R B8 GND
0603 0603 0603 0603 0603 0603 E11 GND
COMMON COMMON COMMON COMMON COMMON COMMON E14 GND
PLACE CLOSE GPU E17 GND
E2 GND
E20 GND
GND E22 GND
E25 GND
E5 GND
FBVDDQ E8
C115 C85 C68 C105 GND
H2 GND
22UF 22UF 22UF 22UF R143 40.2
FB_CAL_PD_VDDQ D22 FB_CAL_PD_VDDQ H23 GND
6.3V 6.3V 6.3V 6.3V
0402 1% COMMON H25 GND
20% 20% 20% 20%
X5R X5R X5R X5R H5 GND
0805 0805 0805 0805 C24 FB_CAL_PU_GND R154 40.2 K11
FB_CAL_PU_GND GND
COMMON COMMON COMMON COMMON 0402 1% COMMON K13 GND
K15 GND
B25 FB_CAL_TERM_GND R153 40.2 K17
FB_CALTERM_GND GND
3
0402 1% COMMON L10 GND 3
GND L12 GND
Adjustable depending on GPU
L14 GND
GND L16 GND
L18 GND
PLACE CLOSE TO GPU L2 GND
L23 GND
L25 GND
L5 GND GND AA7
M11 GND GND AB7

C65 C64 C104 C77 C75 C89 GND GND


10UF 10UF 10UF 10UF 10UF 10UF
6.3V 6.3V 6.3V 6.3V 6.3V 6.3V
20% 20% 20% 20% 20% 20%
X5R X5R X5R X5R X5R X5R
G1D
0805LP 0805LP 0805LP 0805LP 0805LP 0805LP
COMMON COMMON COMMON COMMON COMMON COMMON
BGA595
COMMON
3V3_PEX

0.19 Amps GK208


14/14 XVDD/VDD33
GND LP CAPS OPTION NEAR GPU SNN_NC_AD10 AD10 NC VDD33 G10
SNN_NC_AD7 AD7 NC VDD33 G12
SNN_NC_B19 B19 G8 C122 C117
NC VDD33 1UF 4.7UF
VDD33 G9
6.3V 6.3V
10% 20%
SNN_NC_F11 F11 3V3AUX_NC X5R X5R
0402 0603

4 3V3_PLL V5 FERMI_RSVD1_NC COMMON COMMON


4
V6 FERMI_RSVD2_NC

GND
PLACE CLOSE TO GPU
CONFIGURABLE
POWER CHANNELS
3V3_PEX * nc on substrate

G1 XPWR_G1
G2 XPWR_G2
G3 XPWR_G3
G4 XPWR_G4
G5 XPWR_G5
G6 XPWR_G6
G7 XPWR_G7
3V3_PLL

V1 XPWR_V1
V2 XPWR_V2

W1 XPWR_W1
W2 XPWR_W2
W3 XPWR_W3
W4 XPWR_W4

5 5

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY

ASSEMBLY BASE LEVEL GENERIC SCHEMATIC ONLY SANTA CLARA, CA 95050, USA
PAGE DETAIL DECOUPLING FOR CORE POWER_TOP
NV_PN 600-12132-BASE-QS1
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL PCB REV P2132-A01 PAGE 5 OF 15
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS. BOM REV A DATE 14-MAR-2013

A B C D E F G H
A B C D E F G H

DACA VGA

1 EMI-FILTER 1

PLACE CLOSE TO CONNECTOR

R50 33 GENERIC_SEZ1
0402 5% COMMON

C37
22PF
50V
5%
C0G
0402
COMMON

GND

R51 33 GENERIC_SEZ1
0402 5% COMMON
2 2
co-layout to reduce the stub
C35
22PF
HSYNC_BUFFER_BYPASS ED205
50V
5%
C0G
0402 10
IN
COMMON 10
G1G C38 BI
DDC_5V
ED203 22PF
BGA595 GND GND
COMMON 50V
5%
3/14 DACA L6 0.068uH
C0G
C36
3V3_PLL 0402 COMMON 0402
GF119/GK208 GF117 GF117 GF119/GK208 NET NV_NETCLASS 100PF COMMON
0.070 Amps
W5 B7 SNN_I2CA_SCL R60 C52 50V
DACA_VDD NC NC I2CA_SCL GENERIC_SEZ2 J3
150 5.6PF 5%
NC I2CA_SDA A7 SNN_I2CA_SDA
GENERIC_SEZ2 ED200 GND C0G GND
1% 50V
DACA_VREF AE2 DACA_VREF TSEN_VREF 0402
0402 MALE
0.5PF 2.54MM
COMMON
COMMON C0G 0
DACA_RSET AF2 DACA_RSET NC NC DACA_HSYNC AE3 DACA_HSYNC
GENERIC_SEZ1 0402 NO
AE4 DACA_VSYNC COMMON NORM
NC DACA_VSYNC GENERIC_SEZ1 GND COMMON
C125 R129 I2CB_SCL_R 1 2
0.1UF 124 NET NV_NETCLASS
GND GND GND 3 4 DACA_VSYNC_H
16V 1% R41 0
0402 DACA_RED AG3 DACA_RED
DAC_RGB DACA_RED_R_H
DAC_RGB DACA_HSYNC_H 5 6
10% NC C34
X7R COMMON 0402 +0.05R COMMON DAC_RGB DACA_RED_H 7 8
R40 0 L8 0.068uH ED204 22PF
0402 DACA_GREEN AF4 DACA_GREEN
DAC_RGB DACA_GREEN_R_H
DAC_RGB DAC_RGB DACA_GREEN_H 9 10
NC 50V
COMMON 0402 +0.05R COMMON 0402 COMMON DAC_RGB DACA_BLUE_H 11 12 ED206
C54 5%
DACA_BLUE AF3 DACA_BLUE
DAC_RGB R44 0 DACA_BLUE_R_H
DAC_RGB
NC 5.6PF C0G
0402 COMMON
R59 ED201 NV_NETCLASS NET
+0.05R 0402
PLACE CLOSE TO BGA 150 50V
COMMON
1% 0.5PF
3 0402 C0G GND 3
R131 R133 R132
GND COMMON 0402 GND GND
150 150 150 co-layout to reduce the stub COMMON GND
1%
0402
1%
0402
1%
0402
GND GND
NORTH VGA HEADER
COMMON COMMON COMMON
GND

GND GND GND L7 0.068uH


0402 COMMON

PLACE CLOSE TO BALLS R58 C53


150 5.6PF ED202
Avoid to share the GND 1% 50V
which is used by NVVDD 0402 0.5PF
COMMON C0G
0402
COMMON

GND GND GND

GK208 GB2-64 package only supports


DACA, so one SKU can only have
one VGA output: North or South.
4 4

5 5

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY

ASSEMBLY BASE LEVEL GENERIC SCHEMATIC ONLY SANTA CLARA, CA 95050, USA
PAGE DETAIL DACA VGA
NV_PN 600-12132-BASE-QS1
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL PCB REV P2132-A01 PAGE 6 OF 15
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS. BOM REV A DATE 14-MAR-2013

A B C D E F G H
A B C D E F G H

IFPAB, IFPE & IFPF TMDS

1 1

G1K NVVDD

BGA595
COMMON

7/14 IFPEF
G1H
GF119/GK208
GF117
NVVDD
BGA595 DVI-DL DVI-SL/HDMI DP
COMMON GF117 J3 SNN_IFPE_AUX*
NC I2CY_SDA I2CY_SDA IFPE_AUX
GF119 GK208 J2 SNN_IFPE_AUX
4/14 IFPAB NC I2CY_SCL I2CY_SCL IFPE_AUX
J7 IFPEF_PLLVDD NC
GF117 GF119/GK208 NET_NAME
2 SNN_IFPAB_TXC*
2
NC IFPA_TXC AC4 IFPE_L3 J1
SNN_IFPAB_TXC NC TXC TXC
NC IFPA_TXC AC3 IFPE_L3 K1
GF119/GK208 GF117 NC TXC TXC
K7 IFPEF_PLLVDD NC
R134 1K IFPAB_RSET AA6 K3
GND IFPAB_RSET NC NC TXD0 TXD0 IFPE_L2
0402 1% COMMON Y3 SNN_IFPAB_TXD0* K2
NC IFPA_TXD0 NC IFPE_L2
Y4 SNN_IFPAB_TXD0 TXD0 TXD0
NC IFPA_TXD0
K6 IFPEF_RSET NC IFPE_L1 M3
3V3_PLL NC TXD1 TXD1
V7 IFPAB_PLLVDD NC IFPE_L1 M2
SNN_IFPAB_TXD1* NC TXD1 TXD1
NC IFPA_TXD1 AA2
W7 AA3 SNN_IFPAB_TXD1 M1
IFPAB_PLLVDD NC NC IFPA_TXD1 IFPE_L0
NC TXD2 TXD2 N1
NC TXD2 TXD2 IFPE_L0
0.095 Amps

AA1 SNN_IFPAB_TXD2*
NC IFPA_TXD2 NC FOR GK208
NC IFPA_TXD2 AB1 SNN_IFPAB_TXD2 IFPE

AA5 SNN_IFPA_TXD3* NC C2 SNN_GPIO18


NC IFPA_TXD3 HPD_E HPD_E GPIO18
AA4 SNN_IFPA_TXD3
NC IFPA_TXD3
GF117
AB4 SNN_IFPB_TXC* GF119 GK208
NC IFPB_TXC
AB5 SNN_IFPB_TXC H6
NC IFPB_TXC IFPE_IOVDD NC
1V_PLL GF119/GK208
GF119/GK208 GF117 J6 GF117
IFPF_IOVDD NC DVI-DL DVI-SL/HDMI DP
W6 AB2 SNN_IFPAB_TXD4*
IFPA_IOVDD NC NC IFPB_TXD4
AB3 SNN_IFPAB_TXD4 H4 SNN_IFPF_AUX*
NC IFPB_TXD4 NC I2CZ_SDA IFPF_AUX
0.144 Amps
Y6 IFPB_IOVDD NC NC I2CZ_SCL IFPF_AUX H3 SNN_IFPF_AUX

AD2 SNN_IFPAB_TXD5*
NC IFPB_TXD5
AD3 SNN_IFPAB_TXD5 J5
3 NC IFPB_TXD5 NC TXC IFPF_L3 3
NC TXC IFPF_L3 J4

AD1 SNN_IFPAB_TXD6* K5
NC IFPB_TXD6 NC TXD3 TXD0 IFPF_L2
AE1 SNN_IFPAB_TXD6 K4
NC IFPB_TXD6 NC TXD3 TXD0 IFPF_L2

NC TXD4 TXD1 IFPF_L1 L4


NC IFPB_TXD7 AD5 SNN_IFPB_TXD7* IFPF NC TXD4 TXD1 IFPF_L1 L3
AD4 SNN_IFPB_TXD7
NC IFPB_TXD7
NC TXD5 TXD2 IFPF_L0 M5
NC TXD5 TXD2 IFPF_L0 M4

NC FOR GK208
NC GPIO14 B3 SNN_GPIO14_DVI_HPD

IFPAB NC HPD_F GPIO19 F7 SNN_GPIO19

4 4

5 5

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY

ASSEMBLY BASE LEVEL GENERIC SCHEMATIC ONLY SANTA CLARA, CA 95050, USA
PAGE DETAIL IFPAB TMDS
NV_PN 600-12132-BASE-QS1
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL PCB REV P2132-A01 PAGE 7 OF 15
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS. BOM REV A DATE 14-MAR-2013

A B C D E F G H
A B C D E F G H

IFPC HDMI

1 1
3V3_PEX DDC_5V

R32 R3
10K 2K
5% 5%

3 Q1B
COMMON
0402 0402

SOT363
COMMON COMMON

4
GENERIC_SEZ2 GENERIC_SEZ2

D
S
5 G
ED402

1G1D1S
D1612
GND
IFPC_TXD2_C 5 DNI 6 IFPC_TXD2_C
3V3_PEX IFPC_TXD2_C* 4 D Y4 7 IFPC_TXD2_C*
3 C Y3 8
GND GND
IFPC_TXD0_C 2 GND GND1 9 IFPC_TXD0_C
IFPC_TXD0_C* 1 B Y2 10 IFPC_TXD0_C*
A Y1

RCLAMP0524P

D1613
2 2
IFPC_TXC_C* 5 DNI 6 IFPC_TXC_C*
IFPC_TXC_C 4 D Y4 7 IFPC_TXC_C
3 C Y3 8
GND GND
IFPC_TXD1_C* 2 GND GND1 9 IFPC_TXD1_C*

1G1D1S
3V3_PEX DDC_5V IFPC_TXD1_C 1 B Y2 10 IFPC_TXD1_C
A Y1

RCLAMP0524P
R4 R2
10K 2K

2
G
5% 5%

COMMON
0402 0402

SOT363
S

D
COMMON COMMON
GENERIC_SEZ2 GENERIC_SEZ2

Q1A
1

6
DDC_5V

IFPC_RSET ED401

R128 G1I C2
1K 100PF
BGA595
1% COMMON 50V
0402 5%
COMMON 5/14 IFPC C0G
IFPC GND 0402
GF119/GK208 GF117 COMMON
HDMI
T6 IFPC_RSET NC GF117 GF119/GK208
GND GND 19
18 19
DVI/HDMI DP
NET_NAME 17 18
0.095 Amps
M7 N5 I2CW_SDA I2CW_SDA_C 16 17
3V3_PLL IFPC_PLLVDD NC NC I2CW_SDA IFPC_AUX
N7 N4 I2CW_SCL I2CW_SCL_C 15 16
3 IFPC_PLLVDD NC NC I2CW_SCL IFPC_AUX 3
SNN_HDMI_RESERVED 14 15
DIFF_PAIR SNN_HDMI_CEC 13 14
NV_NETCLASS
N3 IFPC_TXC*
DIFF_PAIR NV_NETCLASS
0402 16V 10% X7R COMMON IFPC_TXC_C* R2728 12 13
NC TXC IFPC_L3 IFPC_TXC_C DP_SIGNALS IFPC_TXC_C DVI_HDMI_SIGNALS
N2 IFPC_TXC C33 0.1UF C32 0.1UF IFPC_TXC_C 180 ohm 11 12
NC TXC IFPC_L3 IFPC_TXC_C DP_SIGNALS IFPC_TXC_C DVI_HDMI_SIGNALS
0402 16V 10% X7R COMMON 10 11
R3 IFPC_TXD0* 0402 16V 10% X7R COMMON IFPC_TXD0_C* R2729 9 10
NC TXD0 IFPC_L2 IFPC_TXD0_C DP_SIGNALS IFPC_TXD0_C DVI_HDMI_SIGNALS
R2 IFPC_TXD0 C12 0.1UF C11 0.1UF IFPC_TXD0_C 180 ohm 8 9
NC TXD0 IFPC_L2 IFPC_TXD0_C DP_SIGNALS IFPC_TXD0_C DVI_HDMI_SIGNALS
0402 16V 10% X7R COMMON 7 8
R1 IFPC_TXD1* 0402 16V 10% X7R COMMON IFPC_TXD1_C* R2730 6 7
NC TXD1 IFPC_L1 IFPC_TXD1_C DP_SIGNALS IFPC_TXD1_C DVI_HDMI_SIGNALS
T1 IFPC_TXD1 C29 0.1UF C28 0.1UF IFPC_TXD1_C 180 ohm 5 6
NC TXD1 IFPC_L1 IFPC_TXD1_C DP_SIGNALS IFPC_TXD1_C DVI_HDMI_SIGNALS
4 5 23
PLACE UNDER GPU 0402 16V 10% X7R COMMON
4 GND#23
NC IFPC_L0 T3 IFPC_TXD2*
IFPC_TXD2_C DP_SIGNALS 0402 16V 10% X7R COMMON IFPC_TXD2_C DVI_HDMI_SIGNALS
IFPC_TXD2_C* R2731 3 22
TXD2 C31 0.1UF C30 0.1UF 3 GND#22
NC TXD2 IFPC_L0 T2 IFPC_TXD2
IFPC_TXD2_C DP_SIGNALS IFPC_TXD2_C DVI_HDMI_SIGNALS
IFPC_TXD2_C 180 ohm 2 21
0402 16V 10% X7R COMMON 1 2 GND#21 20
1 GND#20
3V3_PEX
J1
0.072 Amps GPIO15
1V_PLL P6 IFPC_IOVDD NC NC C3
R49
10K
5% GPIO15_NORTH_HPD_Q R29 100K GPIO15_NORTH_HPD_R R6 0 GPIO15_NORTH_HPD_C
PLACE BACKSIDE
0402 GND GND
COMMON 0402 5% COMMON 0402 +0.05R COMMON
GPIO15_NORTH_HPD 6 1B1C1E
Q4A C R52 C1 ED400
100K 100PF
2B
SOT363 5% 50V
COMMON 0402 5%
1 E COMMON C0G
0402
COMMON

4 GND 4
GND

R26 499
GND GND 0402 1% COMMON
R25 499
0402 1% COMMON
R24 499
0402 1% COMMON
R23 499
0402 1% COMMON
R8 499
0402 1% COMMON
R7 499
0402 1% COMMON
3V3_PEX R27 499
0402 1% COMMON

1G1D1S 3 IFP_TERM_EN R28 499


D Q2 0402 COMMON
1%

SOT23_1G1D1S
1G COMMON
S 2
60V
0.3A
2R@10V
0.8A
0.35W
+/-20V

GND

5 5

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY

ASSEMBLY BASE LEVEL GENERIC SCHEMATIC ONLY SANTA CLARA, CA 95050, USA
PAGE DETAIL IFPC HDMI
NV_PN 600-12132-BASE-QS116ci203
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL PCB REV P2132-A01 PAGE 8 OF 15
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS. BOM REV A DATE 14-MAR-2013

A B C D E F G H
A B C D E F G H

IFPD DP 3V3_PROT

C569 0.1UF
0402 16V
10%
X7R R520
COMMON 100K
5%
0402
S D COMMON
3 2IFPD_AUX_BYP*2 3 IFPD_AUX_C*
D S
COMMON COMMON
1 R518 SOT23 SOT23 1
G 12V_PEX 12V_PEX
100K
Q507 Q14
5% G

1
0402 R521
COMMON
10K R522
ED124
5% 10K
0402 5%
COMMON 0402
GND 3 1B1C1E COMMON
Q508 C
1B DP_MODE* 3 1G1D1S
SOT23
Q509 D
COMMON
2 E
SOT23 G1
COMMON DP_MODE_R
DP_MODE 2 S
60V
0.26A@25C
3R
C573 0.31A R523
0.3W@25C
0.01UF +/-20V 1M
GND
16V 5%
ED123
10% 0402
X7R COMMON
0402
COMMON GND

GND
GND

1
Q506 G G Q13
2 2
SOT23 SOT23
COMMON COMMON
3 D S 2 IFPD_AUX_BYP 2 S D 3 IFPD_AUX_C
R517 R519 D1610
G1J 100K 100K
IFPD_L0_R 5 DNI 6 IFPD_L0_R
5% 5% D Y4
BGA595
0402 0402
IFPD_L0_R* 4 7 IFPD_L0_R*
COMMON
COMMON COMMON 3 C Y3 8
GND GND
6/14 IFPD ED126 IFPD_L1_R 2 GND GND1 9 IFPD_L1_R
C571 0.1UF IFPD_L1_R* 1 B Y2 10 IFPD_L1_R*
GF119/GK208 GF117 0402 16V A Y1
IFPC_RSET U6 GF117 GF119/GK208 10% RCLAMP0524P
IFPD_RSET NC GND GND
X7R
R168 COMMON
DVI/HDMI DP
1K D1611
1% 0.095 Amps
0402 3V3_PLL T7 IFPD_PLLVDD NC NC I2CX_SDA IFPD_AUX P4 IFPD_AUX* IFPD_L2_R 5 DNI 6 IFPD_L2_R
P3 IFPD_AUX IFPD_L2_R* 4 D Y4 7 IFPD_L2_R*
COMMON NC I2CX_SCL IFPD_AUX
R7 IFPD_PLLVDD NC
3 C Y3 8
GND GND
IFPD_L3_R 2 GND GND1 9 IFPD_L3_R
R5 IFPD_L3* 10% C218 0.1UF IFPD_L3_C* 3 4 R2734 DNI IFPD_L3_R* 1 B Y2 10 IFPD_L3_R*
NC TXC IFPD_L3
GND R4 IFPD_L3 10% C214 0.1UF X7R 0402 16V COMMON IFPD_L3_C RN13 1 2 A Y1
NC TXC IFPD_L3
X7R 0402 16V COMMON RCLAMP0524P
T5 IFPD_L2* 10% C217 0.1UF IFPD_L2_C* 3 4 R2735 DNI
NC TXD0 IFPD_L2
T4 IFPD_L2 10% C213 0.1UF X7R 0402 16V COMMON IFPD_L2_C RN14 1 2
NC TXD0 IFPD_L2
X7R 0402 16V COMMON
U4 IFPD_L1* 10% C216 0.1UF IFPD_L1_C* 3 4 R2732 DNI
NC TXD1 IFPD_L1
IFPD NC TXD1 IFPD_L1 U3 IFPD_L1 10% C212 0.1UF X7R 0402 16V COMMON IFPD_L1_C RN15 1 2
X7R 0402 16V COMMON
V4 IFPD_L0* 10% C215 0.1UF IFPD_L0_C* 3 4 R2733 DNI
NC TXD2 IFPD_L0
V3 IFPD_L0 10% C211 0.1UF X7R 0402 16V COMMON IFPD_L0_C RN12 1 2
3 NC TXD2 IFPD_L0 3
X7R 0402 16V COMMON

3V3_PEX
0.072 Amps
R6 D4 J2
1V_PLL IFPD_IOVDD NC NC GPIO17
R11 IFPD_L0_R 1
GF119/GK208 GF117 10k ML_Lane_0p
2
5%
IFPD_L0_R* 3 GND_0
0402
COMMON
Hotplug Detection ML_Lane_0n
GPIO17_IFPD_HPD 3 1B1C1E IFPD_L1_R 4
Q12 C 5 ML_Lane_1p
INS16906461 1B DP_D_HPD_R_Q 1 R20 100k2 DP_D_HPD_R 1 R30 0ohm
2 IFPD_L1_R* 6 GND_1
SOT23_1B1C1E
0402 5% COMMON 0603 COMMON
ML_Lane_1n
COMMON
2 E IFPD_L2_R 7
ML_Lane_2p

1
R14 C17 C15 8
100k 220pF 220pF GND_2
IFPD_L2_R* 9
5% 50V 50V ML_Lane_2n
0402 5% 5%
COMMON C0G C0G IFPD_L3_R 10

2
11 ML_Lane_3p
GND 0402 0402
COMMON COMMON IFPD_L3_R* 12 GND_3
ML_Lane_3n
3V3_PEX GND GND GND 13
14 Pin_13
Pin_14
15
16 AUX_CHp
F503 DP_POWER DP_POWER 17 GND_6
AUX_CHn
DP_D_HPD_C 18 G4
2 1 Hot_Det G4 G3
4 G3 4
20 G2
POLYSWITCH 19 DP_PWR G2 G1
C229 PWR_RTN G1
1uF
ED125 DISPLAYPORT

1
COMMON
10% 6.3V
X5R
C2541 GND
0402 22uF
6.3V
DP

2
R10
5.1M
5%
0402
COMMON

GND GND

5 5

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY

ASSEMBLY BASE LEVEL GENERIC SCHEMATIC ONLY SANTA CLARA, CA 95050, USA
PAGE DETAIL UNSED IFPD, IFPE & IFPF
NV_PN 600-12132-BASE-QS1
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL PCB REV P2132-A01 PAGE 9 OF 15
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS. BOM REV A DATE 14-MAR-2013

A B C D E F G H
A B C D E F G H

MISC INTERFACES
STUFF 100KOHM IF I2CS CONNECT TO SMBUS

3V3_PEX

G1N R109 R102


2.2K 2.2K
BGA595
COMMON 5% 5%
0402 0402
8/14 MISC1 COMMON COMMON
D9 I2CS_SCL DDC_5V
1 I2CS_SCL GENERIC_SEZ2
IN
2
1
I2CS_SDA D8 I2CS_SDA
GENERIC_SEZ2 2
BI

I2CC_SCL A9 SNN_I2CC_SCL

B9 SNN_I2CC_SDA R1 R5
I2CC_SDA 2.2K 2.2K
GF119 5% 5%
GF117 GK208 0402 0402
SNN_THERMDN E12 THERMDN COMMON COMMON
C9 I2CB_SCL R138 33 I2CB_SCL_R
NC I2CB_SCL GENERIC_SEZ2 GENERIC_SEZ2 OUT
6
SNN_THERMDP F12 THERMDP I2CB_SDA C8 I2CB_SDA
GENERIC_SEZ2
R136 33 0402 5% COMMON GENERIC_SEZ2
I2CB_SDA_R
6
NC BI
0402 5% COMMON

JTAG_TCK AE5 JTAG_TCK


TP504
JTAG_TMS AD6 JTAG_TMS
TP503
JTAG_TDI AE6 JTAG_TDI
TP501
JTAG_TDO AF6 JTAG_TDO
TP502
JTAG_TRST* AG4 JTAG_TRST GPIO0 C6 GPIO0_NVVID4 14
TP505 OUT
GPIO1 B2 GPIO1_NVVID3 14
R137 OUT
GPIO2 D6 SNN_GPIO2
10K
GPIO3 C7 SNN_GPIO3
5%
0402 GPIO4 F9 SNN_GPIO4

COMMON GPIO5 A3 GPIO5_NVVID1 14


OUT
GPIO6 A4 GPIO6_NVVID2 14
OUT
GK208 GPIO7 B6 SNN_GPIO7

OVERT GPIO8 A6 GPIO_THERM_OVERT* 12,14


OUT
GND GPIO9 F8 SNN_GPIO9

JTAG GPIO10 C5 SNN_GPIO10

GPIO11 E7 GPIO11_NVVID0 14
OUT
GPIO12 D7 SNN_GPIO12

2 GPIO13 B4 SNN_GPIO13
2

GK208 GF117 GF119

GPIO16 NC GPIO16 D5 GPIO16_FAN_PWM 11


OUT
GPIO20 NC GPIO20 E6 SNN_GPIO20

GPIO8 NC GPIO21 C4 SNN_GPIO8

3V3_PEX
G1M

BGA595 3V3_PEX
COMMON U6
10/14 MISC2 11 SO8
IN R150
11 SO8
IN 10K
11 COMMON
GF117/GF119/GK208 IN 5%
0402
7 HOLD VCC 8
SNN_VMON_IN0 E10 VMON_IN0 NC COMMON 3 WP
SNN_VMON_IN1 F10 D12 ROM_CS* R151 33 ROM_CS_R* 1 C154
VMON_IN1 NC ROM_CS CS 0.1UF
0402 5% COMMON
R140 100 16V
ROM_SI B12 ROM_SI ROM_SI_R 5 SI 10%
ROM_SO A12 ROM_SO 0402 5% COMMON 2 SO X7R
STRAP0 D1 C12 ROM_SCLK R145 100 ROM_SCLK_R 6 4 0402
11
IN STRAP0 ROM_SCLK SCK GND
11
STRAP1 D2 STRAP1 0402 5% COMMON COMMON
IN
3 11 STRAP2 E4 STRAP2 3
IN
11 STRAP3 E3 STRAP3
IN
11
STRAP4 D3 STRAP4 GND
IN
BIOS
GF119 GF117
GK208
SNN_STRAP5 C1 STRAP5_NC NC
BUFRST D11 SNN_BUFRST*

MULTISTRAP_REF0_GND F6 MULTISTRAP_REF0_GND NC PGOOD D10 SNN_PGOOD

R135 GF117 GF117


40.2K GF119 GF119
GK208 GK208
1%
0402
SNN_STARP_REF1 F4 MULTISTRAP_REF1_GND NC
COMMON NC CEC E9 SNN_GPU_CEC
SNN_STARP_REF2 F5 MULTISTRAP_REF2_GND NC GF117
GK208
GF119
GND

G1L

BGA595
COMMON

9/14 XTAL_PLL
0.142 Amps

1V_PLL L6 PLLVDD
4
M6 SP_PLLVDD 4
3V3_PEX
N6 VID_PLLVDD 3V3_PEX
NC
R61 R64
10K GF119/GK208 GF117 10K
5% 5%
0402 0402
COMMON COMMON
SMART FAN STRAP
XTALSSIN A10 XTALSSIN XTALOUTBUFF C10 XTALOUTBUFF
XTAL_SSIN XTAL_OUTBUFF Inverted PWM%
R62 R65 0 0 0 (100% HIGH)
10K 10K 0 1 33 (67% HIGH)
XTALIN C11 XTALIN XTALOUT B10 XTALOUT
5% 5% 1 0 50 (50% HIGH)
0402 0402
1 1 67 (33% HIGH)
COMMON COMMON

Y1 27MHZ
XTAL XTAL
GND GENERIC_DEZ1 HC49SA 30PPM GENERIC_DEZ1
GND
COMMON

C55 C56
15PF 15PF
50V 50V
5% 5%
C0G C0G
0402 0402
COMMON COMMON

GND GND
5 5

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY

ASSEMBLY BASE LEVEL GENERIC SCHEMATIC ONLY SANTA CLARA, CA 95050, USA
PAGE DETAIL MISC INTERFACES
NV_PN 600-12132-BASE-QS1
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL PCB REV P2132-A01 PAGE 10 OF 15
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS. BOM REV A DATE 14-MAR-2013

A B C D E F G H
A B C D E F G H

PCI-E Reset, STRAPS & FAN

1 1

Multilevel Straps

0000 5.1K to GND 1000 5.1K to VCC


0001 10K to GND 1001 10K to VCC
0010
0011
0100
15K to GND
20K to GND
24.9K to GND
1010
1011
1100
15K to VCC
20K to VCC
24.9K to VCC
GK208 Straps
0101 30.1K to GND 1101 30.1K to VCC
0110 34.8K to GND 1110 34.8K to VCC
0111 45.3K to GND 1111 45.3K to VCC

2 3V3_PEX 2
10
OUT
Bit Signal Values
R141 34.8K ROM_SI R142 34.8K
03: RAMCFG[3] 0000 Reserved
0402 1% COMMON 0402 1% COMMON
0001 256Mx16 DDR3 X16 64bit Micron
02: RAMCFG[2] 0010 256Mx16 DDR3 X16 64bit Hynix
0011 256Mx16 DDR3 X16 64bit Samsung
01: RAMCFG[1]
ROM_SI
0101 128Mx16 DDR3 X16 64bit Micron
10
OUT 00: RAMCFG[0] 0110 128Mx16 DDR3 X16 64bit Hynix
0111 128Mx16 DDR3 X16 64bit Samsung
R149 34.8K ROM_SO R148 34.8K
03: FB[1] 01 128MB
0402 1% COMMON 0402 1% COMMON
10 256MB
02: FB[0]
ROM_SO
D1
01: SMB_ALT_ADDR 0 DISABLED 1 ENABLED
10
OUT
30V 12V_PEX
00: VGA_DEVICE 0 DISABLED 1 ENABLED 200MA

R146 34.8K ROM_SCLK R144 34.8K


FAN CIRCUIT SOT23
COMMON
03: PCI_DEVID_EXT SKU0 0 SKU1 TBD
0402 1% COMMON 0402 1% COMMON 1 FAN
3 1 +12V J4
2 2 GND
02: SUB_VENDOR 0 NO_BIOS 1 BIOS MALE
ROM_SCLK 2.5MM
0
01: PCI_DEVID_EXT_BIT5 SKU0 0 SKU1 TBD C40 C41 NORM
10UF 1UF COMMON
10
OUT 16V 16V
3V3_PEX R54 0
00: PEX_PLL_EN_TERM100 0 DISABLED 1 ENABLED 10% 10%
0402 +0.05R COMMON
3 X5R X5R 3
R83 34.8K STRAP0 R82 34.8K SOT23_1G1D1S
COMMON 1206 0603
0402 COMMON 0402 COMMON 03: USER[3] 0000 INIT R37 COMMON COMMON
1% 1%
02: USER[2] 1K GPIO16_FAN_Q L4 100uH
10 Strap0 1G1D1S 3 0.300
GPIO16_FAN_GND
OUT 01: USER[1] 5% D Q3 0.300 SMD_4_5X4 COMMON
0402
00: USER[0]
COMMON
R71 34.8K STRAP1 R70 34.8K GPIO16_FAN_PWM 1G PLACE NEAR FAN CONNECTOR R55
10
03: 3GIO_PADCFG_LUT_ADR[3] 0000 DSKTOP_DEFAULT 1000 DSKTOP_HTHRS IN
S 0
0402 1% COMMON 0402 1% COMMON 2
0001 MOBILE_DEFAULT 1001 MOBILE_HTHRS_NAMP R33 +0.05R
10K 0402
02: 3GIO_PADCFG_LUT_ADR[2] 0010 MOBILE_NTHRS_LLAMP 1010 MOBILE_HTHRS_LLAMP
0011 MOBILE_NTHRS_LAMP 1011 MOBILE_HTHRS_LAMP
Strap1 5%
COMMON

0402
01: 3GIO_PADCFG_LUT_ADR[1] 0100 MOBILE_NTHRS_HAMP 1100 MOBILE_HTHRS_HAMP
COMMON
0101 MOBILE_NTHRS_HHAMP 1101 MOBILE_HTHRS_HHAMP
10
OUT 00: 3GIO_PADCFG_LUT_ADR[0] 0110 MOBILE_NTHRS_HHHAMP 1110 MOBILE_HTHRS_HHHAMP
GND
0111 MOBILE_NTHRS_HHHHAMP 1111 MOBILE_HTHRS_HHHHAMP
R69 34.8K STRAP2 R68 34.8K GND GND
03: PCI_DEVID[3] SKU0 0100
0402 1% COMMON 0402 1% COMMON
02: PCI_DEVID[2]
OUT
10
01: PCI_DEVID[1]
Strap2
00: PCI_DEVID[0]
R75 34.8K STRAP3 R74 34.8K
03: SOR3_EXPOSED 0 DISABLED 1 ENABLED
0402 1% COMMON 0402 1% COMMON

02: SOR2_EXPOSED 0 DISABLED 1 ENABLED


Strap3

01: SOR1_EXPOSED 0 DISABLED 1 ENABLED


10
OUT

00: SOR0_EXPOSED 0 DISABLED 1 ENABLED


R73 34.8K STRAP4 R72 34.8K
02: PCIE_SPEED_CHANGE_GEN3 0 DISABLED 1 ENABLED
0402 1% COMMON 0402 1% COMMON

4 01: PCIE_MAX_SPEED 0 GEN1 1 GEN23


Strap4 4
GND
00: DP_PLL_VDD_3V3 0 USE1V8 1 USE3V3

5 5

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY

ASSEMBLY BASE LEVEL GENERIC SCHEMATIC ONLY SANTA CLARA, CA 95050, USA
PAGE DETAIL STRAPS & FAN
NV_PN 600-12132-BASE-QS1
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL PCB REV P2132-A01 PAGE 11 OF 15
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS. BOM REV A DATE 14-MAR-2013

A B C D E F G H
A B C D E F G H

POWER SUPPLY I: PEXVDD, 5V


PEX_VDD
1.05V
1V_PLL
Stuff SM78MCDCYR 315-0848-000 default
0.300
315-0598-000:PS78M05G-T43R LB1 220R@100MHz
5V = 5V @ 165mA 315-0535-000:UA78M05CDCYR BEAD_0805 COMMON
315-0525-000:APL78L05ECTRG

U1 315-0848-000:SM78MCDCYR C121 C116 C110 C103 C101


0.1UF 1UF 10UF 10UF 10UF
VFIX=5V 16V 6.3V 6.3V 6.3V 6.3V
IGO,IGOI 10% 10% 20% 20% 20%
12V_PEX 12V COMBINED_IGO DDC_5V
X7R X5R X5R X5R X5R
COMMON
0.400 5V 0402 0402 0603 0603 0805
R56 0 PS_5V_PROT_D FR1 1.8 PS_5V_PROT 1 3 0.400
COMMON COMMON COMMON COMMON COMMON
1 IN OUT 1
0402 +0.05R 0.400 1206_F 5% COMMON
C39 C43 C42

GND/ADJ
COMMON
1UF 0.1UF 1UF

TAB
16V 16V 16V
10% 10% 10%
2D2 1 X5R X7R X5R
SOD323 COMMON 0603 0402 0603

2
4
COMMON COMMON COMMON

GND GND GND GND

GND

3V3_PEX
3.3V
3V3_PLL
0.300
LB2 220R@100MHz
BEAD_0805 COMMON
3V3_PEX
C107 C112 C109 C99 C118
0.1UF 1UF 10UF 10UF 10UF
16V 6.3V 6.3V 6.3V 6.3V
R126 10% 10% 20% 20% 20%
0 X7R X5R X5R X5R X5R
0402 0402 0603 0603 0805
+0.05R COMMON COMMON COMMON COMMON COMMON
0805
3V3_PEX MODE CIRCUIT
COMMON
PS_PEX_VIN
3.3V

C74 C84 C90


2 10UF 10UF 0.1UF 2
6.3V 6.3V 16V R118
20% 20% 10% DNI
X5R X5R X7R
5%
0805 0805 0402
0402
COMMON COMMON COMMON
COMMON
GND

U4 R121 DNI
R112 R114 0402 COMMON
GND 5%
DNI 0
VR_SW=0.6V
FREQ SELECTION 5% +0.05R DFN10
0402 0402
COMMON
COMMON COMMON PEX_VDD = 1.05V MEC2
SNN_PEX_PGOOD 9 PGOOD VIN 3 GND COOLING SOLUTION
4PIN
Iripple=0.2A @ Iout=2A 4 connected mounting pins
COMMON
10,14 GPIO_THERM_OVERT* R115 0 PS_PEX_SWTH_FS 10 EN/FS 0.030R
IN C86 DNI X7R
0402 +0.05R BOOT/NC 8 PS_PEX_BOOT_MODE
3.5A

1
2
3
4
COMMON
COMMON
0402 16V 3.0A PEX_VDD
3.3V 0.25
PS_PEX_SWTH_VDD 2 VCC
10%
Stuff 100ohm or larger if stuff C69 L9 2.2uH
SW 6 PS_PEX_SWTH_SW
0.400 3.3V 1.05V
in case it will damage GPIO
SW 7 SMD_5X5 COMMON
C69 C79 4 GND
DNI 1UF GND R107
PS_PEX_SWTH_FB 1 FB GND 5
6.3V 6.3V 0
THERM 11
10% 10% +0.05R C95 C127 C106
X5R X5R 0402 DNI 10UF 10UF MEC3
0402 0402 COMMON
COMMON COMMON 6.3V 6.3V 6.3V
SMD
20% 20% 20% COMMON
X5R X5R X5R
GND GND GND 0805 0805 0805
COMMON COMMON COMMON EMI CLIP

3 3

C72 0.015uF PS_PEX_SWTH_FB_C R99 0


0402 16V +0.05R GND GND GND 1 GND
MT1
10% 0402 COMMON MT_Hole_0.136 TM 5.5 BM 7.0
X7R COMMON

R113 6.19K PS_PEX_SWTH_FB_R


0402 1% COMMON GND
R108
19.6K Rt
OPEN VREG TYPE-0 1% Rb MEC4
0402
COMMON SMD
Vout=0.6*(1+Rt/Rb) COMMON
Vout = 0.8V * (1+Rt/Rb)
1.05V =0.6*(1+6.19K/8.25K) EMI CLIP
1.05V = 0.8V * (1+3.57k/11.5k)
GND

1 GND
PEX_VDD MT2
MT_Hole_0.136 TM 5.5 BM 7.0
GND
MEC5

Backdrive Prevention SMD


COMMON
1
FM1
SW_FB

EMI CLIP
4 4
F_PAD_X
FM2
PLACE BUFFER on BACKSIDE
1 SW_FB
3V3_PEX 1 GND

C219
100PF F_PAD_X
FM3
50V GND 1 SW_FB
5

5%
U502 C0G
1 0402
4 2 COMMON 3V3_PEX F_PAD_X
OUT
PEX_RST* 2
2
IN
SC70_5
COMMON GND
Reserve J8 ‐ J12 for Impedance FM4
1G1D1S 3
check 1 SW_FB
3

R503 D Q16
10K
5%
DNI DNI
3 R169 100K PEX_RST_D 1G SOT23
DNI
0402 1G1D1S
D COMMON F_PAD_X
COMMON GND Q18 0402 5% COMMON S 2 -20V DNI J11 J12
-3.0A
0.070@-4.5V,0.115R@-2.5V J8 J9
R80 0 PEX_RST_R* 1G SOT23 -9A
N/A
3 1 3 1 FM5
COMMON
0402 +0.05R COMMON S 2 C221 100PF +12/-12V 4 2 4 2 1 SW_FB
C220
GND
100PF
60V
0.26A@25C
0402 50V impedence impedence
5% 3V3_PROT X_PIN1*2 X_PIN1*2
50V
3R
0.31A C0G GND GND GND GND
5%
0.3W@25C
+/-20V
COMMON GND GND F_PAD_X
C0G
0402 R86 10K MEM CLK HDMI/DVI TMDS signals FM6
COMMON 0402 5% COMMON MEM Data MEM CMD FBA_CLK0 / FBA_CLK0* IFPC_TXD0 / IFPC_TXD0* 1 SW_FB
GND FBA_D<54> FBA_CMD<28> BOTTOM TOP
5 GND 3V3_PROT = 3.3V @ 230mA TOP BOTTOM 0.12MM / 0.101MM / 80ohm +/- 10% 0.1MM / 0.12MM / 90ohm +/- 10% 5
0.102MM / 52ohm +/- 10% 0.102MM / 52ohm +/- 10% Reference L3 GND Reference L2 GND F_PAD_X
Reference L2 GND Reference L3 FBVDDQ

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY

ASSEMBLY BASE LEVEL GENERIC SCHEMATIC ONLY SANTA CLARA, CA 95050, USA
PAGE DETAIL POWER SUPPLY I: PEXVDD, 5V
NV_PN 600-12132-BASE-QS1
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL PCB REV P2132-A01 PAGE 12 OF 15
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS. BOM REV A DATE 14-MAR-2013

A B C D E F G H
A B C D E F G H

POWER SUPPLY II: FBVDDQ

1 1

3V3_PEX

R94
0
+0.05R
0805
MODE CIRCUIT
COMMON
PS_FB_VIN 3.3V

C82 C97 C102


10UF 10UF 0.1UF
6.3V 6.3V 16V R123
3V3_PEX 20% 20% 10% 10K
X5R X5R X7R
5%
0805 0805 0402
0402
FBVDDQ Power Sequencing COMMON COMMON COMMON
COMMON

2 R127 10K 2
U5
3V3_PEX R117 R125 0402 COMMON
GND 5%
10K 0
NVVDD 3V3_PEX VR_SW=0.6V
5% +0.05R
FREQ SELECTION DFN10
R101 0402 0402
COMMON
10K COMMON COMMON FBVDDQ = 1.5V
SNN_FB_PGOOD 9 3 GND
R116 R100 5%
PGOOD VIN
100 1K 0402 Iripple=0.2A @ Iout=2.5A
3 PS_FB_FS 10
5% 5%
COMMON 1B1C1E
C EN/FS X7R
0.030R
Q10B 8 PS_FB_BOOT_MODE C96 0.1UF
0402 0402 BOOT/NC 3.5A
COMMON COMMON 1B1C1E 6 PS_FB_EN* B5 0402 16V 3.0A FBVDDQ
C SOT363 COMMON
Q10A PS_FB_VDD 2 10%
COMMON 3.3V 0.250 VCC
PS_FB_EN B2 E 4 SW 6 PS_FB_SW
3.3V 0.400
L10 2.2uH
SOT363
COMMON SW 7 SMD_5X5 COMMON
R122 C83 E 1 C91 4
1K 1UF 1UF GND R124
PS_FB_FB 1 5
5% 6.3V 6.3V
FB GND 0
0402 THERM 11
10% 10% +0.05R C135 C138 C136 C126
COMMON X5R X5R 0402 10UF 10UF 10UF 10UF
0402 0402 COMMON
6.3V 6.3V 6.3V 6.3V
COMMON GND GND COMMON
20% 20% 20% 20%
X5R X5R X5R X5R
GND GND 0805 0805 0805 0805
GND GND COMMON COMMON COMMON COMMON

GND GND GND GND

3 C73 820PF PS_FB_FB_C R111 0 3


0402 50V +0.05R
10% 0402 COMMON
X7R COMMON

R119 6.19K PS_FB_FB_R


0402 1% COMMON
R95
4.12K Rt
1% Rb
0402
COMMON Vout=0.6*(1+Rt/Rb)

1.5V =0.6*(1+6.19K/4.12K)

GND

OPEN VREG TYPE-0

4 4

Vout = Vref * (1+Rt/Rb)

Vref=0.6V: 1.5V = 0.6V * (1+1.87k/1.24k)

PS Fosc Vref Tol

316-0168-000: AP3436DNTR 1MHz 0.6V 1.5%


316-0134-000: RT8071AZQW 1MHz 0.6V 1.5%
316-0746-000: UP1728PDDA 1MHz 0.6V 1.5%

5 5

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY

ASSEMBLY BASE LEVEL GENERIC SCHEMATIC ONLY SANTA CLARA, CA 95050, USA
PAGE DETAIL POWER SUPPLY II: FBVDDQ
NV_PN 600-12132-BASE-QS1
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL PCB REV P2132-A01 PAGE 13 OF 15
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS. BOM REV A DATE 14-MAR-2013

A B C D E F G H
A B C D E F G H

POWER SUPPLY III: NVVDD


12V_PEX

CLOSE TO FET

C49 C48 C46 C60 C47


0.1UF 10UF 10UF 10UF 10UF
16V 16V 16V 16V 16V
10% 10% 10% 10% 10%
X7R X5R X5R X5R X5R
0402 1206 1206 1206 1206
1 1
COMMON COMMON COMMON COMMON COMMON

12V_PEX GND

R90
0
2G1D4S D 7
+0.05R U3 Q6
0402
COMMON 0.400 300-0627-000
VR =0.6V
0.400
R63 0 PS_NVVDD_UG_R 1 G COMBI_2G1D4S 300-0642-000
PSOP8 COMMON
COMMON 0402 +0.05R COMMON 5 S 2 25V 300-0618-000
PS_NVVDD_VCC 5 VCC 1 PS_NVVDD_BOOT C57 0.1UF 3 11.3A@25C

BOOT 0.400 9.3m@10V


98A
0.400 12V 0402 16V 4 1.95W@25C
C67 10% 6 +/-20V
Iripple = 5A @Iout = 15A NVVDD
1UF X7R
16V COMMON
PS_NVVDD_UG
10% HDRV 2
131-0613-000
X5R
0603 PHASE 8 PS_NVVDD_PHASE
0.400
L5 0.470uH 16A 1.00V 0.400
COMMON TH COMMON

2G1D4S D 7 0.0008R C51 C45


PS_NVVDD_EN 7 COMP/EN Q5 C50 C78 C94
GND 50A 820uF 820uF
2200PF 10UF 10UF
0.200 300-0654-000 41A
50V 6.3V 6.3V COMMON COMMON
3 GND LDRV 4
PS_NVVDD_LG
0.400 1 G COMBI_2G1D4S 300-0644-000
20% 20%
COMMON 10% 20% 20%
9 GND PS_NVVDD_FB
FB 6 0.200 5 S 2 25V
14A@25C
300-0619-000
X7R X5R X5R 2.5V 2.5V
3 5.2m@10V 0402 WILL STUFF 0.47UH: 0805 0805 AL POLYMER AL POLYMER
R67 C44 4 146A
COMMON 131-0479-000
R93 COMMON COMMON 5.0A@105C 5.0A@105C
2W@25C
2 10K 100PF 100 2

PS_NVVDD_FET_RC
+/-20V 0.007R 0.007R
6 131-0425-000
TH_D63P25 TH_D63P25
5% Roc 50V 5%
GND 131-0467-000
0402 5% 0402
COMMON 131-0611-000 COMMON
C0G
0402 0.400 131-0612-000 LOCAL SENSE
COMMON GND 131-0613-000 NEAR VRM GND GND GND GND

R57
2.2
GND GND
5%
1206
C66 15PF
COMMON
0402 50V
5%
C0G
C59 COMMON
GND
0.01UF R105 0 PS_NVVDD_FB_RC C71 6800PF
16V
12V_PEX 0402 +0.05R COMMON 0.200 0402 50V
10%
3V3_PEX 10%
X7R
X7R
0402 COMMON
R66 COMMON REMOTE SENSE
10K C58 PS_NVVDD_CP_RC R81 15K R98 Rt 1.18K PS_NVVDD_VSEN R97 0 NVVDD_SENSE 2
R120 5% 15PF IN
0.200 0402 5% COMMON 0402 1% COMMON 0.200 0402 +0.05R COMMON
1K 0402 50V
COMMON 1B1C1E 3
5% C 5% C70
Q7B C0G
0402 R79 R87 1000PF
COMMON 1B1C1E 6 PS_NVVDD_EN* B5 0402
R106 C Q7A SOT363
COMMON
10K 3.48K 50V
NO STUFF
COMMON 10%
10K THERM_OVERT_R* B2 E 4 5% R85 Rb 1% R91 DEFAULT
10,12 X7R
IN SOT363 0402 60.4K 0402 14.3K
0402 5% COMMON COMMON COMMON 0402
COMMON
GPIO_THERM_OVERT* Rb0 1% 1% Rb2
E 1 0402 0402
COMMON
R96 C63
COMMON COMMON
10K 1UF
3 5% 16V 3
0402 10%
GND
6 GPIO11_NVVDDCTL GND
COMMON X5R 1G1D1S
D Q9A GPIO6_NVVDDCTL 3
0603 0.200 1G1D1S
NVVDD Power Sequencing COMMON GND GND Q8B D
SOT363
10
GPIO11_NVVID0 2G COMMON
IN SOT363
S 1 G5 GPIO6_NVVID2 10
COMMON IN
R76 4 S
GND GND GND GND 60V
10K 0.115A R78
7.5R@4.5V; 5R@10V; 60V
5% 0.8A 0.115A 10K
0.2W@25C 7.5R@4.5V; 5R@10V;
0402 +/-20V R88 R92 0.8A 5%
COMMON 0.2W@25C
0402
29.4K 7.15K +/-20V
COMMON
1% 1%
GND 0402 0402
Rb1 Rb3
Vout = Vref * (1+Rtop/Rbot) COMMON COMMON GND
GND
GND

VID[4:0] NVVDD GPIO5_NVVDDCTL


1G1D1S 6
D Q8A 0.200 3V3_PEX
00000 0.8000V
00001 0.8125V SOT363
10
GPIO5_NVVID1 2G COMMON
00010 0.825OV IN R89
S 1
00011 0.8375V R77 GPIO1_NVVDDCTL 10K
Bootup Voltage set to 0.9000V 60V 3 1G1D1S
10K R104
00100 0.8500V 0.115A
7.5R@4.5V; 5R@10V; Q9B D 5%
5% 3.57K 0402
00101 0.8625V 0.8A

0402
0.2W@25C COMMON
00110 0.875OV +/-20V Rb4 1% SOT363 G5 GPIO1_NVVID3
COMMON COMMON 10
0402 IN
00111 0.8875V PWM Freq Vref(V)
COMMON 4 S
DEFAULT 01000 0.9000V APW8722: 300kHz, 0.6V
GND 60V
01001 0.9125V EM5303AGE: 300kHz, 0.6V 0.115A
7.5R@4.5V; 5R@10V;
01010 0.925OV RT8120AGS: 300kHz, 0.6V 0.8A
GND 0.2W@25C
01011 0.9375V AP3586AMTG: 300kHz, 0.6V +/-20V

4 01100 0.9500V 4
01101 0.9625V
GND
01110 0.975OV
01111 0.9875V
10000 1.0000V
10001 1.0125V
10010 1.025OV
10011 1.0375V
10100 1.0500V Vout = Vref * (1+Rt/Rb)
10101 1.0625V
10110 1.075OV 0.8V = 0.6V * (1+1.18k/3.48k)
10111 1.0875V
11000 1.1000V
11001 1.1125V
values for Rb1, Rb2 GPIO0_NVVDDCTL 3 1G1D1S
11010 1.125OV Vref Rb1 Rb2 Rb3 Rb4 Rb5 Q11 D
11011 1.1375V
Rb3, Rb4 and Rb5
11100 1.1500V SOT23_1G1D1S G1 GPIO0_NVVID4
11101 1.1625V
will be calculated based COMMON IN
10
2 S
11110 1.1750V 0.6V 60.4k 29.4k 14.3k 7.15k 3.57k R84
11111 1.1875V
on the needed voltages 60V
0.3A 10K
2R@10V
0.8A 5%
0.35W
+/-20V 0402
COMMON
GND

GND

5 5

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY

ASSEMBLY BASE LEVEL GENERIC SCHEMATIC ONLY SANTA CLARA, CA 95050, USA
PAGE DETAIL POWER SUPPLY III: NVVDD
NV_PN 600-12132-BASE-QS1
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL PCB REV P2132-A01 PAGE 14 OF 15
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS. BOM REV A DATE 14-MAR-2013

A B C D E F G H
A B C D E F G H

DECOUPLING FOR CORE POWER_BOTTOM

1 1

NVVDD

2 2
C509 C506 C517 C513 C512 C511 C510 C514 C520 C519 C518
1UF 1UF 1UF 22UF 22UF 22UF 22UF 22UF 22UF 22UF 22UF
6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V
10% 10% 10% 20% 20% 20% 20% 20% 20% 20% 20%
X5R X5R X5R X5R X5R X5R X5R X5R X5R X5R X5R
0402 0402 0402 0805 0805 0805 0805 0805 0805 0805 0805
COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON

GND

DECOUPLING FOR NVVDD UNDER GPU

FBVDDQ PEX_VDD 1V_PLL

C508 C505 C503 C516 C502 C501 C521 C507 C504 C515
1UF 1UF 1UF 4.7UF 1UF 1UF 4.7UF 1UF 1UF 4.7UF
6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V
10% 10% 10% 20% 10% 10% 20% 10% 10% 20%
X5R X5R X5R X5R X5R X5R X5R X5R X5R X5R
0402 0402 0402 0603 0402 0402 0603 0402 0402 0603
3 3
COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON

GND GND GND

DECOUPLING FOR FBVDDQ UNDER GPU DECOUPLING FOR PEX_VDD UNDER GPU DECOUPLING FOR 1V_PLL UNDER GPU

4 4

5 5

NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY

ASSEMBLY BASE LEVEL GENERIC SCHEMATIC ONLY SANTA CLARA, CA 95050, USA
PAGE DETAIL DECOUPLING FOR CORE POWER_BOTTOM
NV_PN 600-12132-BASE-QS1
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL PCB REV P2132-A01 PAGE 15 OF 15
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS. BOM REV A DATE 14-MAR-2013

A B C D E F G H

You might also like