ovan-2O23)

Digital Systems

ScSITespondi
TICYn)ng SEI-303
RGPV BE. IISemester, Examination, Dee. 2012
DIGITALCIRCUIT AND SYSTEM
...(v)
c capacity Vote (i) Attempt one question from cach Unit.
e R> C. (ii) All questions carry equal marks.
which can Unit-1
L (a) Convert the following codes as directed
() (785.B2)16 =()o (ü) (1011011.1101),-Os
Eb and (ü) (110101.101101), =)gray (iv) (751.231), (O6
No (See Unit-, Page 29, Prob.21)
movement (b) Minimize the following function using Quine and McCluskey method.
the other F(a, b, c, d) = E(0, 2, 7, 9, 10, 14) + E, (1, 8)
as trading Or
. (a) Minimize the following function using Boolean algebra
f, = ABCD+ BC +AD +C(A + BDC
f; = (BCD + A) B + (AC + BC) D.
(See Uait-, Page 44, Prob.27)
(b) Minimize the following function using Karnaugh map method.
F(a, b, c, d) = E(1, 3, 7, 10, 12, 14) + E (0, 9)
(See Unit-I, Page 60, Prob.42)
Unit-II
3, (a) Design a full adder using minimum logic gates and also discuss the
working of parallel adder. (See Unit-II, Page 81, Q.19)
(b) Discuss the working of look ahead carry generator.
(See Unit-II, Page 83, Q.22)
Or
a full subtractor using minimum logic gates. Also design the
. (a) Design (See Unit-II, Page 78, Q.15)
circuit using all NAND gates. gates. (See Unit-II, Page 8s, O.24)
logc
(b) Design a BCD adder using Unit-III
circuit diagram cxplain the working of astable
S. (a) With the help of (See Unit-IV, Page 206, ).38)
multivibrator.
CMOS logic and explain its workino
using
(b) Design a NAND gate (See Unit-IV, Page 232, Q.64)

ofR.GPV, itis not included in syllabus

to new
revised syllabus
according
 1
Note :
Now, 10. 9, 8.
7.
(b) Convert(a) Digital
6.
(b) (a)
ding RGPV (b) (a) (b) (a) (b) (a)
State
9AF)6’Binary.
(üi) (i) (Ü) () (b) (a)
Explain
converter.
analog With Explain Systems
converter.
digital
Explain Design
Design Design Realize How
and (Binary)0.1011 AssumeAttempt With
to the E(0,
new prove the the a a is the
’ help with the
a interfacing
principle MOD-4 BCD MOD-6 3, help
vised Decimal
data five principle following
5,
basic Semester,BE.III of the ofcircuit
to 7,
questions
wherever block help
DIGITALCIRCUITAND SYSTEM counter gray counter I1, TTL
abus laws working working of 14)
function
diagram code diagram
to
of (ii) Unit-I block
) using using Unit-IVMOS
23(8) necessary. one Unit-V Or
ofBoolean EIC/CS-303 of converter.
of using
,itis from V.F explain diagram T JK obtained. explain IRGPV.,
Examination,
Dec.
2013 sample lip
-’ lip
each converter. (See (Seemultiplexer.
t'ni
algebra. Decimal (See (See (See flop. the
(See (See any flops (See (See (See
and (See any Uait-I
workingof B
not Unit. Uait-IV, Unt-IV, Unit-!V, Unit-IV, tnit-l1, Uait-1V, Tech.,
Unit-I. Unit-I one hold one Init-I1, Unit-1V,
cluded II,
type circuits. type Page ll-Sem
Page Page Page Page Page Page
Page Page Page Page
Schmit
in 16, of of 149, 155,
39, 197, 192,
digital 195, 183,analog 96, 237. 209,(CSCSIDI
ylabs Prob.!) Prob,5) Prob.5)
Q.29) Prob.9) Q.29) ().23) Q.27) trio
Q.7) 0.4O
1l)
to to

9. 8. 1. b. 4. 1
Note.
(D) (a) output (a)Explain(b)
PLA's.(b) counters.
network?What Explain (a) (h) (a) ) (a) Explain
(b) Half(a) (b) (a) ..Prove Shivan-2023)Y=
i)
RGPV
State Explain Explain
Explain Explain Explain
ExplainExplain Explain
Explain circuit.
(0) Explain is
voltage
Answer What the sum AB+
ory maximum Astable
resolution the
Multiplexers Schmitt
Lincar working Full BCD the
A/D of is working working of AB,
converter this this subtractor
Addercircuit. adders
equation Snpitty
five waveshaping
Trigger, multivibrator.
of
and B.E. conversion resolution
converter
of and PMOS, of
estions. of
D
CIRCUITAND III aencoders. Half Y=
Boolean
and Unit-IV
9 Demutiplexers. Unit-III Unit-tI
part Unit-V Or Or
Semester, is bit Or
NMOS adder ABCD+
time its expressed circuits.
has working.(See +5V, D/A equationandthe
In and
ernal each CS/EI-303 (See what
converter and (SeeABCD
(See (Sce (See (See Unit-1IV,
(See (See
Examination, average
Unit-1V, as (See (See
CMOS Unit-,
Page
(See (See (See Unit-1,
(See is a Unit-11, Unit-!1, (See Uait-V, Unit-I1,
question
hoice. percent
the Unit-11,
Unit-IV, Unit-!V,
Unit-11, Unit-II, using
Unit-IV. Unit-1V, Unit-l, Pagecoresponding
conversion resolution Page which logie.
Page Page Page Page Page Systems
Digital
SYSTEM ? Page Page Page Page Karmaugh56,
June 199, If Page Page
part Page Page
the uses 133, 209, 200, 206, 84, Prob.34)
70,
172, 93, 92, 231. 72,Q.6)7
71,Q.5)7 O.25)
time. Prob.3) in ful l a 0.31) 0.41)
Q.31)7 Q.3*) Q3) maps.
A, 2014 188,
I77,Q.1)7 volts ladder Q.62)79.40) 9.32)7 Q.62) logic
B. Q.15) scale 7 7 7
14 7 7 7
C 7
7
is
 3. 2.
I. Systerms
Dioital
(b) (a) Drawand(d) (e) (a)
(d) (C) (b) (d) (b) (a) (c)
JustifyImplement What What What Simplify
Howa where ImplementItaplementF(w,x.y.z) the Simplify
=Rw,x.y.z) (i) (i) (48.625)) ()
(ü) Convert Write (iv) ii)
is is is correct
code. that The Convert Divide Except
the 3
Explain
TTL the the look-ahead Schmitt universal the marks, (Max. quesAlAll
level explain the evenseven parts
statement
gate an a y = ninterm 50
astable full = function
Sm0,I,2,4,5,6,8,9, Boolean Em(l,3,7,Boolean parity of
binary (IEC87)following numericals. part stions
trigger AB bit words)
can of
electrostatic a adder gate Hamming cach
carry 4 + has
ofACD Dcarry
drive "CMOS
multivibrator bit CD ? function 10110,
? circuit 11,15) by : (Max. carry question
generator magnitude using been Derivation, equal
4) N-CMOS Or Or to(AS)6 +AB 2
+ code 400
and
devices with used, gray marks,marks, are IR
only 12,13,14)
as and words) toGPV,
ctromagnetic
gates using ? aNAND 0,2,5) (Seecheck
received code. Design
implement part be
(See Explain comparator. decoder (See (See (See out of
(Se are (See (See Page nit-1,
(See carry attempted
Ct B.
? (See (SeeUnit-1,(SeeUnit-.Page Unit-I, isUnlt-1, Unit-1, Tech.
widely Uni555t-JV, (See (See Unit-1,
gates.Unit-1, and (Max.
100which
part f
it is
it-V, Unit-IV, timer Unit-lL, with Unit-Il, Unit-11, and correct
001000, itmarks. ,I-Sen
Page Page47,Drawine.. at
used two Page Page Page
Prob.2))30, Probt
Page &, one
Page with noise Page IC. Page Page logic Page 38, S8, ? 30, words) (CScsT)
and B A
place
ge
Page OR35.Q23)
57. If
Assumi Prob31
is in 215. 209, diagram &3, 87. gates3
74, Prob.2) Phl7 not Prob
2e38xs,ample si 041)2 Proh18) cary
h. Q.44)
Q73 hig?7 Q2) Q.369 Q9 fa 19 2
3t
., Give(c) a a) Shivani2023)
(d)
(b) (a
if Eind
seauence. lines capacity
Findthc TheWhat State
computer quantizationAn
and Explain
speed. motor Fig. voltage errot.square3-bitDesign input
What 8-b1t the in isand
5(d) number boot
speed of a mod
frequency comparison nurmber
the of. explain
are a
DAco combinational Draw expanded
memor :
so s
bipolar the ex strap
the number of
that from input and he 2K in
performance is of PROM memorydetatl
it generates state x
can 0 D/A number kHz
7 of
various 16
to
mnuter Fig.(d) 4 countert the
to
converter circuit diagram. chipsPROM is O
Fig. controlthe1500 esohution. has Or
characteristics?
a
Or 5 step an semiconductor required
in
(5)
haracteristics (d) RPM.control ?
size
output using Find fig (See Unit-IHL,
(See
(See Unit-I,
4(d). expanded
(See Unit-l1, to
be
(See
spced Find (See
(See of(See a the andthe
of binary of
motor Unit-IV, mV. 6 (See ROM. Unit-II1, frequency
Determine non-ideal
Unit-IV,
(See Unit-IV, within theUnit-V, Unit-V, tnit-1, memories.
of number
Page ofQ.61t)
Page
172,
numberspecd. Find number The Systems
Digital
D/A Page Page circuit Page YCLA Page
162, 175,
Page RPM l Page full Page at its 16 logic
converter 159, output Prob,9)2 K
counting address
Q.24)
Page
193, 199,
ofIt189,198, scale 259, equal
ofbits can 174, accepts Prob.7) Q.46) xgates.
required change Q.18)rron outputQ.17) Q.65) to Qo 16. 2
Prob.2) of the
? the 2 a
3
7
Now, 2.
(a) (d) (c) (b) (a) Note: Systoms
Digital
ing
(d) (c) )
(bConvert
(a)tne
Compare Design DesignanDesign
d Design What (1,2, Find () Plot
Write Subtract RGPV
ABCD+ (1011010);gy (iv) f) )
3,the the Except )
to and a a are 7, briefly Max,
3 AJ All Answer
new
RTL full halfuniversal minimal following compulsory
explain
explain subtractoradder. 8,9, (1010,followingtheas marks,auestions parts
bus
sed and ABCD+ about
10, numericals. part 50
words) of five B.E.
DTL the 11, sum expressions from
the gales error
each and DIGITAL
14, (1000),
Dcarry questions. I
logic working working using of ABC (Max. carryquestion D
UNIT-II ?15) detecting Derivation,
UNIT-! equal part Semester,
ExplainUNI-II products directed
fanilies, logic using + has CIRCUITS
of of AB(i)Y- in using 400marks, 2
BCDadder. marks, are In EICS303 - (R
PV, of gates. K-map words) internal
choice.
look with the for and (i) to cach
Examinution,
'sl Dcsign part be GPV,
(See Quine the (See (See (See
(101111.101),
and Out
it (Seeahead example. error carry attempted AND
m(7,9, and (See
Boolcan Unit-1, C question 8
isrUnit-1V,
s (See (See (See (See Unit-I,
complement
methodUnit-1,
2'2'ss and (Max. of Tech,
not then
correcting
Unit-1, SYSTEMe
Unit-L cary Unit-1,Unit-l1, Unit-1, McCluskey co 7which
nit-I, 10,1 marks Dee, I-Sem
ded Page minimize Page Page Drawing 100 at part
expression
Page generator
Page 1,12,13,14,15) Page28, part one
Page Page Page Page 63, 20, 28, codes. word A, 201.(CSCSIT
in Z0. method (
&3, 85,Q) 35, Proh.48) them Prob.14) Prob.1) (mho A l B,
syflabes l 70, ) e and C
Q.2) Q3) Q.239 t ().16)
* is

d) State
andtc)
hh
C) hi
(d) tc) (b) (a) Svani20231
RGPV
:e Diferentiate
Discuss Discuss working With
Explain
N, code
Design
Distinguish Whatconverter. EEPROM.
Explain
g (i) (i) Wiconverter
th detailWiinth Explain With the h
the ing
the a is and briefly about help of
All Answer
compulsory a the the help the
help neat 4 monostable working
toparts bit single need explain working
differentiate between ofcircuitdiagram
circuitof
new the
ofcircuit diagram about
B.E. five R-2R interfacing
slope for the of
ised each ofand
of seies
multiplexer diagram R-S
ladder A/D multivibrato
DIGITALCIRCUITS
questions. SYSTEMS
AND III explain working four UNITIV
diagam and
UNTEV between shift Or flin
bus
question part D Semester., converter?
(See Or betwcen horator.
type double bit explain
7 register. and lop.
internal
choice.has explain successive of
synchronous and
of are In CS/EI
-303 D'A binary ROM. encoder. (See TTL (See the (Seetiming (See
slope (See
P.V, to each Examination, converter (See (See (See working
(See (See Unit-IV, Unit-V,Unit-111,
be (See the (See AD to Uait-II, Unit-I\, o waveforms
Unit-111,Unit-||1. Unit-l1,
PROM,
working
approximation Unit-IV, Unit-IV, gray counter. MOS.
attempted
it question l'nit-IV, Unit-IV, Unit-IV, converter. Schmit
trigger.of Systens
Digital
is in and Page Page Page Page
not detail. age Page
ofV-F Page Page
EPROM. explain
June Page Page Page gray 209, 202,
luded Page Page 237, 113,Q4)
at part 142, 130,
165. 100,0.41) Q.36)
one 191.187,0.13) 178, to Q.72) Q.41)
A, 2015 convetes
197,0.29) 183, type binary Q.40) ).25) the
in 0.50) and
place. B, Q.7) A/D
Q.21) 0.2%
llabus C
15
 3.
Now, 1.
(d)
(b) (c) (a) Digital
cording (d) (c) (b) (a) (c)
waveforms.
Draw (b) (a)
Distinguish
Explain between What
the information of gate.
WhatImplement Explain Simplifv
Implement Draw What FA,method (i) F=example
Given
the Explain
with Convert Convert (iv) Systems
(ili)
Schmitt is do the is B, MakeABD+a
to Exceptmarks,part 3 All
new flip-flop? you the C, the the
a circuit logic D) cquation
logic - 1011 the questions
operation understand full workingEX-OR
revised trigger gates following table. ()
truthABCD difference 1011 numericals.
number words) s0
How subtractor diagram Em
gate ? in Dcarry
svllabus circuit of PMOSand of ,
(0Boolean +ABD+
monostable many by look using weighted
between abinary(210.25o (Max.carry
for 1, Derivation, cqual
Or 2, Or
8.CPV. and O logic using
halftwo ahcad NOR half Simplify
k-map.
usingABCD into 400
flip-flops 3,
function ion
explain circuit.
NMOS
logic 5, its o v
families adder. R
carry gates. 7, equivalent base GPV.
multivibrator 8,9, (See
Design ords) (Maxnart C
(See (See (See (See are (See (See by 2, carry (See
itis with ?(See generator. Unit-1,
(See (See Page
(See (See B
required
Unit-IV, subtractors 11. using Unit-1. Lit-1. and8 Tech.,
which of
t-IV, nit-IV, Unit-IV, Unit-|1, Unit-II, Unit-I1, Unit-1, 7
Unit-11,
Unipotwavetorm. Unit-1,
included 14). Quine non-weighted
code -1. grav
Page Page Drawine marks M II-S
Page
codePage Sem
Page Page with Page Page for Page Page Page words)
carry part
Page Page 65, 29, (CS/CSt
storingn and Mclhse 12, A
in 209, 75, 83, 37, 70,0.1)30, Prob.Ss) 22,
Prub.28) and
sy 203. the 229, 112.Q3) 217,
heip an Q.22) ).10 Prah5
Q.36) 0.68)Q46) Q.11) OR 024 P
Q.41 bit 0.3

Note
Ick ia) d)
b) la) d) Give
Shvanh2023)
RGPV waveforms.
conversion. and Explain How What Design Implement
EAshort
Writenot What
Explain Explain
parameters
DACof
Add (i) (ii)
What (iv) broad
can arc B, is
All All Answer
3 compulsory a C. register
shift
of
and Except successive voltage the we the MOD-12
are marks,(Max.
parts e
D)thlassification c
subtractuniversal questions 50 applhcations
transfer describe =E
function
encoder.on
part of five B.E.III to
binary
numericals, words) (0,
cach
DIGITALCIRCUITSAND and ?
octal gates SYSTEMS approximation frequency the 1, Mention
Dcarry questions. characteristicsresolution of
(Max. carry question part D Semester, ofcounter O
3,semiconductor
analog 4,7.
?
numbers Derivation, equal Or
converter some
(9)
Why 400 2 has 8,
CS/EI-303
marks, are In using 10,
of tinit-1, to
Page
(See Uait-I1L.
Page
(Seeapplscations
360 are words) marks, internal techniques a digital (See 13) (See
to eachExamination, (See (See
digital (See J-K
they (See with and Unit-L.
and Design part be (See Uait-11,using lait-11. memories
out question Unit-1V,
the Init-IV, Unit-IV, lip-flop.
(See attempted
C choice. Unit-IV, various converter 9
Unit-,
(Seecalled carry Init-|V, to
for heip analog multiplexet. Digital
Page Systems
Unit-1. 715. and (Max. of Page Page shift
7which analog Page Page Page Page
Dec. ofblock
performance Prob.6)
156, 163,Q.47) register. 126,
Drawing
somarks.
? 100 at part Pae 93, 99,).40
Page one 197, 195, converter
195, 17%, Prob.I1 ).21)
Q.23)
Page35. A, 2015
183, to diagram0.26) Q.25)
20,
words) partplace. digital 0.29) Q3)
etc. A B,
C O,71 ?
Prob.15) carry and
B is
 **Now, 4. 3. 2. Systems
Dgital
Ic) tb) ab (d (b tal (d)
ici tcs (b) (a ()
and
accordingnew toDes1gn How
DrawCMOS.
Compare the Draw NOR Draw Write Explan
workingits Draw Design Draw Draw FA,
Draw Minimize FA. MiumzeDeun
simplificd
a the CMOS gate the
a the characteristics the the the the B, B,
multinlexer
4-bit the a C, a
logic logic full C,
the
crcuit (TTL)circuit
termns- logic logic truth tunction
D) D) the BCD
revised
synchronous subtractor given given
diagramfollowing dagram diagram diagram diagram - to
diagram
and tableEm0,
Sm0,
can monostable, Boolean using
BooleanEcOs-
syllabus explan of and
be 2,
ofdigital of of2 digital of circuit of of logic 1.2,9. only
(10) used 3, code
up priority Schmit look-ahead Or EX-NOR BCD function
6, funetion
of logie theirinput logic d1agram NAND
as using 7, 11, R
R.GP.V, counter bistable adder converterceeL
a 8,9,10)
ROM" encoderfarmiltes- trigger workingNAND familes decoder gate using 15) using GPV.B
(See (See I (See (hee and of (hee gales.
(See (See (See carry (Ser
it using and (See (See full
(Seeusing ISee Qune-MeCluskey d8, K-Tup
is
lnit-11, I and gate Init-, explain nit-4,
Page60. Tech,
I
not andat-I\,
Pape
215, astablegenerator I
J-K nit-11, ais-[\. nit-IS. tait-IV, nit-II, t 10, nit-1.
included explain RTL, explan (CMOS) nit-1I. and nit-1, Ionly nit-1, ait-1.adder
14) and Itf-
OR its
flip-flops DTL, Page Page Page Page Pagetos. Sem
implement
Page Page Pagemult1vibratot Page Page gates Page NOR working Page
its ts233, and (CSCSiT)
in144. 102. TTL, 209,
working and 217. 200, N3.Q.32) 78, 33, gates N5, 2.051 method Prah,41,
sy working 2 explain
ok
llabus )68) Q.66) Q.3) Q.16) 20) ) ).25) the
Q.41 Q.451 ECL Q.41 input Q.47y

*a) .(a) ote: et svan-2023)

tb) b) RGPV A and AE
converter
Explan eplainEnlist Wnte Dw Whatthe is
PLA What FA, lement
Showthat(n) ) () () questions
() (iv) (m)(32)o-)0
(S6),e ) Doii)All (i) Working
and
Explain as B. nd
B
the is
two Obtain
Why F= What
StateBubbled Atempt any the short RAM C)=
variables
directed the circuit the
with varous nced of
ORfull NAND xy the is opcration B.E. onc note Sm
followng
any ?
+ the Karnaugh a diagram Distinguish 1, to
gates adder distributive
xy' truth OR Choice II ncat
of on
(A+CHA DIGITALCIRCUITSAND
SYSTEMS themtypes analog
digtalto 4.the
gate gate marks.
cqual
carry five V.F 5
and + Semester, selection
Boolean
yztable is
sketch. of with
7
is
questions Based R-2R of of conveters
design Map also sample between
known property Analog
Or
neat
of CS/EI303 - function
(11) + the
called Credit ladder sketch lines.
a D)(B out Examination, and
full asfunction to conversion (SeeSRAM (See
of of Digital (See (See hold (See using
adder universal
+ System (See type
Boolean (See (See (See given (See U'ait-11,
C)(B (See Unlt-IV, Lait-V, nit-i1,
(See Digital
Lnit-I\, nit-IV, circuit and 4:l
(See
circuit (See (See (See
Unit-1,
Unit-1,nit-1, nit-1. cight (CBCS) Dec. nit-tN.(A/D) Page
DRAM. multiplexer Systerms
Drgital
+ gateUnit-1. Unit-1. algcbra.
linit-1, Page
t D)
Unit-1, Page to Page Page and Page
nit-I1,
using3 Page Page P'age questions. Analog converte Page).9)
I85, 95,
"Page 2016
Page AB 197, 195.
explain 178,173.Q.63) What Prob.4}
Page Page ).37)
Page48, 191,Q.21 using
Page 19, 19, 19.
46, (D:A) Q.29)(Q.27) 0.21
to 45, CD. + 41, Prob.12) Prob.12)
Proh.12) and its is
75, 8
Prob.28)
35. Prob.1)
decoder Q.23) Q.32)
0.10)
 1. Note 8. 6. 5.
(b) (a) (b) Digital
: (a) (b) A () (b) a)
()
Sumplify (i)
(ü) Convert
RGPV (b) (a) (h) Explaintw(ao)
Design(b) a (a
(ii) () Write
Explain 5,
having example. How Explain Write Systems
Zx Binary combinational Explain
ShowdigitalIC. Give implement Reduce
using
Decimal Attempt
All 6,
t short 7)
zx'y the the
questions does short
analog three the the classific:
folowing
110101lL|10following and lassification look
logic of
225.225 any notes a
emitter-coupled note circuit synchronous
BCD the
B.E. inputs, F, counter ahcad CMOS
input
(ü) fi to expressionF
carry
DIGITALCIRCUITS veDESIGNCredit
Choice
AND Based on
digital on
Boolean III of NAND
only.
gates
xy toquestions. sample
E(0, logic works
four read
four-input carTy
(12
t binary, cqual Semester, 2,
xy to converter. product cireuit
as only
Functiondecimal, and
4, generator. NANDgate
marks. 7). frequency
is logic
octal memory NAND families. counter
withJKE(0.
(ii) 222CS
- hold defined
Implement
Examination, terms (ECL) (RGPV. E
(See 2.
vwz to(See octal and
(Seeminimum circuits.
(See
(See and divider?
(See (See wineatth (SeePa nit-t,
(See(ROM) (Seegates (See Also (SeeLnit-l1,
by (SeePa 3,
hexadecimal
and (CBCS)
System t'nit-1I1. in (See
Unit-1, +Lnit-1, Enit-IV, the detail list
Lnit-V, 4, 3
wz) hexadectmal two the nit-111, nit-IV, Unit-I!I,Enit-V, usingnit-1V, Unit-t1.
the flip-flon 5,Tech..
nit-IV, functions-F.
circuit va Explain 6)
Page pumbers June outputs
Page CMOS dia IL
+ Page Page agram using
xy Page Page Page Page characterisics
Page Page Page -Sem
46, 2017 175, Page
of l6, with 138,Q35 with 224, 163,0 trane 212,os K-ma
62,Prea, (CSCSIT
Prob.0) iteras Prab)I
195,Q.27 I77.Q.)
Proh,t itk 234 217,0.4 $3,
PLA a 0,55) O4 0.3
4 of

Note : 6. 4 .ta)
converters.
Encoders
V-F(c) (b) (a) Write (b) (a) (b) (a) (b) (a) (bi hà
RGPV Distinguish
Implement
multiplexer. addition
a Show Imnlement he F(w,
Svan-20231
(i) Draw Draw
registerDefine aImplement
B. Derive Draw A-BCD' don't
+andtSimplify
BCD' F Determine
Sample short 3
bit x.
Attempt and and number. and how
shift a of y,
andnotes PLA cxplain the z)thc
explain explain a between the onc a the +
registers full full-adder Boolean =
Hold on program condition
ABCD care BCD'
prime-implicants
2(0U,
any B.E. function
inverter funetion
Choice (any adder DTL
circuit 4 the + 4,
LCIRCUITS
fiveDESIGN
AND II bit monostable ABCD'
funetion
two) logic and 6,
table circuit circuit. F(A,circuit. can F
estions. Semester, synchronous = 7,
Based explain be 8,9,
diagram for B, A(B
(13) CS converted
with Enlist C,
- a and + 10, of
Grading 3003 combinational CD) the
serial multiplexers its D) 11,
Examination, ofa astable (See (See (See function
binary (See
advantages
(See (See (See - + 15)
(CBGS) (See (See (See (See (See (0, (See to BC
3-bit transfer (See a Unit-1. Lail-I,
(See Unlt-I1, Unit-1!, Unit-1,
Systen Unit-|1, Unit-IV, multivibrator, Linlt-l1, full
Unit-IV, Unit-IV,Unit-11, counter.Uit-1, ni-1, Unit-I1, I, using
binary 3,
subtractor Page
nit-11, circuit
from squares that and 4, Page Page Systems
Digital
Page Page Page94. NOR
(CBGS) Dee. Page Page 77,0.13) Page
8, 61,
Page Page Page counter.
Page Payedisadvantaoes 38, 59,
Page register 9, Prob.44)
218, 208, 15) withProb,2 vate.
Proh,40)
2017 142. 141, 1Z6, 174,91.0.3) Prob.21
197, 99. 195,
Q,49) 0.40) with
).22) 0.65) the 4)
Q.29) 0.40)Q.27) 0.40) A
0.38) to
 8. 7. 6. 5. 4. 3. 2. Systems
Digital
alfadder.(d) (cadders
) BCD(b) (a) Write (b) (a) (b) (a) (h) (b)(a) (a)
(b) (a) (bs (a) (b) (a)
CMOS Schmitt Give
converters. WhyImplement
gates.OR What
counters What Draw Compare
a What ExplainDesign What F(A, NAND What
Simplify Convert
(i) t)
short
is a analog is B. Binary All
logic trigger brief is and is is
notes flip-flops ?a shift counters and Boolecan gates
C,the universal (412),o
a explain RTL,monostable D)
questions
family introduction full
to registers draw
circuits (any digital DTL
Boolean
= and Octal(i)
adder a algebra E, NOR gate to
three) ? 4
full carry
Explain
with a converters Differentiate
?
x multivibrator
and
circuit adder I,
function ?
of Explain. multiplexer. I
TTL wnte gates.
2. Implement
(14) 4,
equal
a (ii)
semiconductor with logic circuits. any 5,
using
6, marks.(R.GPV. B
is three Hexadecimal.
needed synchronous
a and 8,
example.
suitable (3 families. K-map. AND.
(See (See writeits theorems (See 9,
(See (See (See (See to(See (See applications
(See 12,
(See (See (See
(SeeNOTandOR
(See 8t'ait-lL,
? (SeeUnit-I11, (See (See Unit-1. Tech..iIB.
'nit-III. Explain lines) (oit-11, Unit-|\, 13,
, Unit-IV, Cnit-I|I. memories.'nit-IV. 'nit-1, Lnit-1,
Unit-11, Unit-i1.Unit-1.
nit-I1, nit-.Vnit-Jl. andait-11, Boolean of
alakPage 14)
decoder (CSCSTH
-Sem
Page Page Page Page Page Page
Page Page Page Page Page any Page asynchronous Page Page Page $7, Page
Page 162. one using
gates 9,
230, 209. and
125, 14, N9,().2N) 236, 202.Q.6) 41,031) Prol35 35,023)
t85.Q8)digital74.0.9) 72, Prah3
70.Q3) Q.85.61) Q25) Q41) I15.Q.01 Q.46) twO 0.30) 031 0.4) O61

0. 3. 4. 1
(a) (b) (a) (b) (a) Simplify
it h
(a) Justify d (al ovani-2023)
tb) ta (b) (w, d(w. with
Draw x. Realize F(A Write ()Hexadecimal(m) Octal
(i)Bary() (ii) RGPV
What ExplainDesign Design families.
can What logicDefine How x,NAND Convert All
be y. y. the Gray Attempt
and to z) z) five Kcess-3 the
is implemented
a a decoder?
isfan-out design =
- Boolean
gates
NAND, B)
BY code
questions
shift any
MOD-S BCD explain £(0, E(1, theorem following (416875)o any
(A' code
one isa five
Choice
register to and combination a 3,
2, function NORand + carry
B') of is
type excess-3Explain
counter. figure the 5). 7, reflected DIGITALCIRCUT&
questions.
toEXAMINATION, Muy
Based 2018
with 11, Boolcan self
statements cqual
working CS-3003
(CBGS)
? of with
Draw analog of 15) NOT complementary Grading
decoder.comt
how marks.
(15) code circuit merit.
code
don't algebra
and combinational of gates with
toconverter. multivibrator.
Compare monostable care System
explain digital (See (See ? using and examples (See
(See (See (See Design (See Page
(See
DESIGN
(See Unit-1,
(See Unit-IV.
(SeeUnit-1|1, Unit-IV, (See Uit-I,
conditions (See simplify code tinit-1, (CBGS)
converter Unit-11, tinit-I1, Unit-IV, transistors.
Unit-1, Unit-1,
it-|IL, shift circuits TTL, Unit-11, full a Systems
Digital
Page
left-right Page Page
Page
Page ECL adder and Page Page
Page Page
. in like Page 14,
Page 59, implement
Pagedetail. 150,
108,
236, and
203, circuit. 34,Q.22)40,).30)24,Q.1) Prob.7)
97, full Prob.39)
73,
.30)
register. 183, Prob.2) 0.70) 7
Prob.8) 0.35)adder
CMOS O.36)
).7) 14
Q.7) 7 7
7 7
 3. (a) 2, 1 Note Systems
Digital
(b) (a) (b) (al (b) (b) converter
Multiplexer
a) Encoder.
(d) V-F(c) (b) PLA(a)Write
(li) ()
RGPV
output +(B.C)
Simplify -(A Prove StateSubtract
Acomparison.
subtraction for (47.6)o
(5.5o
(v) (iv) 2
(23)ro
(iü) (ü) Convert -57.
(ii)
I13
()SubtraetnAB system Why ()
)
() Differentiate
+D)(C+D+E).
f(A,B,C,D) a
(10010.1011);O10 s3BA-2BCD Al short
the and Assune
do Atempt
of in questions
he
atfollowing prove 49 the the We notes
$7. digi
logic from following sumber
following between use any
followingB).(A +
+C)De-Morgan's ) on
decision. 0. e carry f (any
34 ive Cholce
Boolean data
using analog questions EXAMINATION,
November
2018 two)
Boolean ics?required.cqual if1. Based
(16) DIGITALSYSTEMS Semester
BTech,II
identity 9's CS-304(CBGS)
theorem. and marks
complement.
AIsO F system out Grading
expression digital
of
(See (See (See (See cight. (See PV.B
(See and System(CBGS)
Unit-IV,
(See Page(See (See
(See
Page Unit-1,
circuits.
Unit-t, Unit-1. Unit-1, Uait-1. Unit-1, (See not Unit-1l1, Tech.,
which init-11.
Uait-11,
perforn
direct
Also th e
Page
Uit-1, l-Sem
Pare Page Page Page decimal Page Page
represents 21,
Page
45, 44, 21. 17, Page (CSCsn
Prob.17)
172,Q,62)
99,8%,Q.27
Prob. Q.35)42. Prob.t6) Prob.10) number 1.Q29)
Prob.29) 4,02)
0 14
16) 40

1. Sote: . Shvani-2023)
Z.
(a) Quantization
Demultiplexer
(vi) (V) Flmodulation (i)BESK() Write
RAM(aishv) error (b) i h
al hi
(a) (b)
(ü) ti)
RGPV table.
truth
theWhat What with the
Define Minieto form
POS
F(A,Tuncu
Design What (m) Convert (i) Nyquist Shannon's short DiscussNAND What
f(A,B,C,D) (5621)6 combinational Boolcan
(562L125)o Attempt All notes are are is NAND B.,
is about gate flip-tlop C, the e
NAND k-map questions
the sampling theorem the sequential
and expressions D) given
(any advantages
following
into any the and =
=
A ? explain 7 (1,3,
gate Choice theorem. four) sample circuits Explain NOR function
+AC+ABC+ABCD+Simplifybinary into carry five for circuits
using questions. channel 5.
octal EXAMINATION,May 2019 its
ofTTL forgates 7,
equal Based and and the
Senester
B.Tech.I1I operation. ? the and 9. using
NOR the DIGITALSYSTEMS
(17 (See marks. CS-304(CBGS) capacity hold sequential Whatprinciple output 10, K-map
following cireuits give
Grading is 12,
gateUnit-1, circuits. their (See
(See (See th e of 13)
(See (See (See
(See (See (See of (See and
only. (See (See ?
circuits n
maioperation cach truthUnit-1,
Unit-1|l, Init-IV, Unit-IV, Draw convert
Page ABCDexpression (See System Unit-II, Unit-1,
(See nit-,
Unit-1, Unit-\,nit-V, Unit-, uit-11, gate.
init-1, diference
between tables, Page
48, a Systems
Digital
Unit-1, Page Page two Page the
62, (CBGS) Pate Page Page Page Page Page of 57.
Page Page RS Write minimize
using Page input 115, 33, Proh.36)
).37, 171,0.60)
257,0.I5) 276, 195.0.27)
276, 222, 111, flip-flop
Page 242,Q.3)
92,Q.31) 0.21) down
9, 0.29) Q.1) Q.521 TTL 0.1y ).6)
Prob.47) k-map.Prob.2)
37,Q.25)

1 7
 Note 8, 7. 6. 4 Systes
Oaita
fd) fc) ib) Explain
(a) (b) (a)
RGPV Implementthb)
e ih Wite a) (b)
() a What(a) (b What(b)
Sanple BESK TiShannon's
me What Discuss Y=AY=AB
(0) B ()component Draw DrawFLASH exnression.
Atenpt any RAM(u) PLA (1 What What What
two is the and
and division quantization 3 notes
short on is isis is is
any hold theorem bit tyaluescircuit explain shift
sequential
encoder"xplain
Choice multiplexing analog ultiplexercombinational
five following
circuit
using egister
EXAMINATION,
November
2019 circuit. dargam
for and monostale
questions. error to circuit
BasedB.Tech.,II
ITALSYSTEMS Semester channcl digital write ? Explan
(18)
CS-304(CBGS) ? of Explan circutFplaun
Grading Explain a Explain decmal
flash two
the multivibra
8
capacity funetion
table J-K I IR
(Sec nput multiplexer
sampling type flip racing to GPV.B
System (See (See (See (See (See CMOSlois(Sce See (her (See (Sce BCD
(See TTL flop (See (See
lnit tfull
nit-, converter
t I I Lait-111.
L
cond1ton
ait-[V,ait-), t alt-\, t I ait-{11, nit-1l1, subtractoeTech.
ait-V, ait-I1, nit-!\,
theorem, nit-\, NANDnit-!V.ait-IL. nit-I1. with enco
(CBGS) Page 77,Q12)Pag is-11.nit
P'age age its -Sem
Page Page Page Page Page Page Page Page Page Page
Page 259, Page gate truth tru
90,Q9,102,4) e
21,0 223,Q5) 171, 127,121,o.11 table
(cScem.
195, 276, 251. 276, Q IN0, 203,Q.34)ed 172,O62
0.27) Q.2) 16 Q,a
Q. 021 and
Q8) 14 (.5 & 7 1

8 7. Drawand 6.
(b) b) bi hi
Schmitt
trigger. (a)
tc)converter
multivibrator
(a) Bistable(h) AD tb) a) ConsertShvaru-202a
TTLfamily
tc) th) Write
Draw cquation
Differentiate Draw
andD1fferentiate ciTCuit. How Whatcircuit WriteImplement (4L51bo
Sampling
theorem. IC
S55 short Explain (0.24,5,6,8,9,
fwxyz)-
12,13,1Simplify
4).(2CGBF2)6 the All
explain kogic do ts steps following
questions
block the
notes the deisgn decoder a into
diagram of Boolcan into
the static combinational function binary,
on terms diagram a designing
? basc numbers carTY
any working 8IMUX Des1gn
sampling, and function 2,
of F= octal cqual
two of JK os
8diregtedas
PCM
dynamic a A(B+CD)+ a and and
of of flip-flop and 3xd1gital marks,
following
usng 10
(19) the
quantization 8 hexadecimal
system sequental using
followings RAM. decoder cireuit K-map numbers
and (See (etoit-1, (See
nit-111,
(SeePage two BC"
(See
and (See (See digitalnit-111, give (See (See (See I
(See (See (See (See (See 4| andtait-1, with nit-4,
and explain circuits. lnit-11, Unit-I1,
(See Unit-IV,
Unit-1V, Unit-!V, Unit-111.
its design
Unit-!V,
Unit-IV, LUnit-V, Unit-1, circuts Page Systerns
Digital
quantization characteristies MUX PageNAND Page
Unit-V, P'age 1S,
it. Page Page a 18, 57,
Page Page Page Page170, ?
Page Page 117.).9)7 we ful es. Prob.8)
Page Page Draw 98, 73,Q.717 Prob, gatProb.351
Page 201.Q.34)
209,
112.0.21 ).37) adder
259, 254, 177.
219, table 251
error. Q.58) the 7
242.211.Q.42) 0,I8) 0.12) Q.)
Q.41) 14
Q.50) 7
Q.3)
 6. Digta
stermsSy
7, 5. 4. 1 1. ote:

(a) (b) (a) (b) (a) (b) (a) (b) (a) (b) ()
a) ha RGPV
(i+B
ü) (ü)
Y=AImplement Draw (ii) Wite
(i What Explain What Implement
fIA, circuit What? Y-X What with What
Ifexamples simplify What (iu In 6
Designo X-
code.
gray Atempt
Y=A.B DRAM.
Semiconductor is B. are are should
is be All
andmemories short is is by case of
synchronous
flip-flop a
decoder C,
Explain. the 1|1101 the Boolcan
the questions
combinational 2's the
the explain notes the
difference
D) any
complement weighteduniversal following treated a B.Tech.
following function
E(0, and ttowing
C-04:DIGITALCIRCUTSAND
y doubtany SYSTEMS Choice
on ? ? cay five
astable Explain Explain Y ABC+ chra questions.
and 1, between code gate? cxpression Cs-04:
circuit 5, CSCTCOCas
201
circuit
multivibrator. asynchronous BCD 7, method.101.|10, ?
master-slave
flip-flop.J-K 10, '? Why BC+ Compare ete narks
to to combinational Explan DIGITALSYSTEMS IR
using we using Grading GPV.B
convert decimal 14, calculate AB
(See 15) (See (See call it the
CMOS (See any (See
(See (See (See (See counter. (See Lnit-1, them (See k-map. with Fngl1sh Svstem Tech,
T'it-11, the (See using twoeignted
Unit-ll, Uni-l1,
decoder. nit-II, X Unit-1,
logic
nit-IV,U'nit-lL, 121.nit-HI, QPage
.12) nit-IlI. binaryLait-II, 8:I circuit nit-1,
Page
universal Karmaugh
Page Page Y
version (CBCS -Sem
Page Page Page
Page Page Page input multiplexer and 19, and
Page map. GS) (CsCs
106, Page 95, 112,0.2)7
seguential 3S,Q.23)7
Xcode ?Exnlaie 48,03
l62. 142.Q.39) A, rob.J3)7 - question
206,Q.38) 169,Q5T) Prob. 7) 7
B,9,C,Q.39) Prolh3) y Also
Q.46) s 7
D

(a) L. ote theorem

(i Svan-hi2023)
*. tbË BPSk iSampling Esplainantywo
la) product-of
(
sum-ol-producsü) 0) d (iv) () ():
Design intermediate
outputs.
theseoutput
Develop Give d(w, F(w, Simpl1fyun
Minimize Y heMakc All
In Attempt RGPV approumataonADCWth
goes x, x.following a
of a y, y, treated cascquestions neat
High a the
combinational cachBooleana z) z)
the truth Df-sums Boolcan
necessaryof any
- forms asany Blechesed diagram,
Boolean and if 2-input table final.doubt carry five
expression 5. 0, Choiee
only 6, 1, functionassumption questions
gate. for 11, 2, or cqua
maks
wmal explain
function the 3, disputeaENAMINATION,2020Ekc.
ifA logic 1S)
You 7, F DKITALSYSTEMS
andcircuit Fig. I circuit, that 8, the
(21) using should 10) Grading
together thc if CICO-304-CBGS
C corresponds required (See
operation
inputs with showing
columnsfor Enghsh t'n(Seeit-IV.
(See (See (See (See
K-map. invent with Unit-IV,
(See System
(See go 4
inputs the init-\. Unlt-V,
('nit-\, Lnit-JV.of
Draw (See new it-1,
version successive
Page 8-bit
Unit-1. High. to don't-care (CHS)
A,Unit-1. Page Q.Page219,
50)Page Puge Digital
PageSystems
theDraw B, variable this Page question I86,
circuit 232,
Page C, logc S8, 266,).23)254.Q.12) 242. 0.11)7
the D. Page conditions Q.3) Q.65)
64, namesatleasttheProh.17) 14
diagram. truth The37.Q.26) circuit. should
Prob,49)
output for
table.
10
 Systems
Dagital
1. Note 8. 7. 6. 5. Exnlain()1.
(a) tb) (a) (b) (a) (b) (a) tb) 4a t b) ihy
(i: RGPV TDM What
? ExplainDeser1beDeseribe How in
Explain diagram
block Hexadecunal(i) )
( Cons
XZ(W'OY) Given (ill)In(i) Compare What J-K
Design
be Atempt OtalBnary
All are is isa ert
thtreatcd
e caseany of the interfacng lip thc b1narythe
Half multiplexer the
questions the the 2-bit the Shift flop race |3832),
foliowing procedure application adder addition
as any BPSK
advantages
BTech.(I
hirdSer simultaneous Registercondition
where final. fi
doubt carry ve and of using octaltocan of to
Boolean qucstions.
C-304:e DIGITALCIRCUIISAND of TTL bel0L0.
cqual
or BESK Pulse of Draw nNAND used
of to S-R
represents dispute CS-304 multivibrator.
monostable
AD Decoderand to
(22) function marks. Svstem(GS)
Grading TDM code MOS and flip gates, as
modulation converter ROM 1011, R
the TCo-304-CBGS over
motulation achieved explan lop. GPV.B
: der)
the Digital Also " using
F(W. :English (See (See (See (See
XNOR EXAMINATION, (bee FDMf (See (See (hee shift Also Eplain
explainits (hee (See
Systenns
schemes.lnit-\, explain
(SeeDraw t full Tech.
X. L ? with tait-I,
Lnit-I\,Lait-11.? nit-11, I nit-4,
version ait-\. Lef-RibT nit-11,
brief inadder
Y. Define nit-\, ncatnit-[V, ait-IL. the I-Sem
oneration, Z)= Page bow dagram Page Page
SYSTIEM Page Page Page work1nesin Page sten
question Page Page Page itisPage
Nox. 253.Q.10) 98,0.38)7 3, (CSCSInH
WXY2)* 276.Q.0) 254.Q.12) l33,Qs0
synchronous diagram 205.(Q37)218,Q.72)
remoed S1.Q Prob.s)b
determine 2022 17%,QA) 71.Q4)
should 25) cp.

4. ubu
bË the n
(a) (b (a) thi ) tems
care FW.
Shvaandn-2th023)e
performs Draw
enable
input.
with Destgn
code. multiple f(w,x.y, Given fw,,y,
6w,20.3.+11,2)
,y5.,z6correspond1ng
,)=9,1funct h e Cotmpute
(1024), () Let
(0) Convert Des1gn Fnd Find 0) ions, ofConput mpl1ficd
X. smplsietment
the ign the llowing
Boolean
function
Y, the
(23.25), a a
the f,f, f,
schematic
input a
3 8a 2) minimal a Z)
decimal the combinational z)and
network =
8 I
following IMU, prine (mnimthc al)
two's
be S0,3,6,10,1 L0.3f4.,;5,8,9) given
decoder multiplexer thc SOP
toAo for How
of How mpl3,icants
complement
binary overall function SOP
and a fig, functonsespression 5.
minimal using logic 1,12) many many 7,
the + the
using transm1ssion 8, (P) expression
output one cireuit determine functionsLo6.7) possible 9, and using
(23) functions actually for II,
operationcireuit 12 one (See F essentNOR-
al (SNeeOR for
be to 4 -f(w, and 12)
(See (See
decoder (See F
B that convert (See I(See function the assig does does
nment s nit-1.
s. l represents alt-L. using
(See on
uses Unit-11.
Unit-11, Cnit-11,multiplexer y, functions nit-1, f, f, deternine d(2. prime ogic
nit-1. e) Page 10)
Unit-1. a and the represent3
isrepresent Digital
PagebooleanSystems
four only Page of 6f. impl icants
Pape two Page Page Page to 47,
BCD whether its
bit NOR and be f, 67, the foursetof
Page 210%, 109, 96, 60, and Prat .4 5)7 Proh.32) algehra
o ? don't
input x four Prob.53) (EP)
18, Prob,9)7 4 Prob,6)7
cxcess-3
gates P'rob.8)7 Prob.41)
decoder f,
roh.11) value. 2 if
that
1
 IR GPV. B. Tech., liI- Sem (CSICSIT)
Digital Systerms
specification seauentia
(h) Draw the state diagram for the following
Systems
Input L). V) e 0, 1:
Output zt) e (0, |
State st) e (Even, odd!
Initial state s(0) - Even
Functions: The transition and output functions are
s(t+) even if x() and vt) both are even
s(t+) - odd otherwise
Zt)1if x(t) and y(t) both are even
otherwise
6. (a) Design a synchronous counter to count in the random sequence 0, 2
4, 5, 7, 0, 2, 4, 5. 7..... using D flip-flop.
(See Lait-III, Page I53, Prob.4
tb) Design a sequential circuit using T flip-tlop for the following state
table 7
Present State S(t) Input X 0 Input X=1
S 0
S,1 S1
S: S, 1 S, 0
S,0 S, 0
S(t DOutput (Z)
Assume any suitable assumptions for state
assignment.
(a) Explain Interfacing (See Unit-Il1, Page I6b, Prob.8)
between TTL and MOS with
example. 7
(b) Explaun the concept of (See Unit-IV, Page 238,Q.72)
memores,
work1ng and applications of following
(i) ROM
(n) PLA
() DRAM
(iv) FLASHRAM

8, Write notes on the

following (See I nit-1I1. Page 173, (Q.64)
(i) AD and DA
(iü) CMOS Logic convertors (See Unit-I\, Page i89,Q.17)
|4

(iii Shannon's theorem for channel capacity (See Unit-IV. Page 230,Q.61))
tiv )Nyquist (ee Unit-V. Page 276.
sampling theorem Q.31)
(See nit-\, Page 242.Q.3)

(241