Download as pdf or txt
Download as pdf or txt
You are on page 1of 2

Hindusthan College of Engineering And Technology

Approved by AICTE, New Delhi, Accredited with ‘A++’ Grade by NAAC


(An Autonomous Institution, Affiliated to Anna University, Chennai)
Coimbatore – 641 032, www.hicet.ac.in | https://hindusthan.net/hicet
Phone : 0422-2611833/44 | Fax : 0422-2611855
COURSE CODE & COURSE NAME :: 22MT4201&Processor and Controller
SEMESTER -FOURTH
QUESTION BANK (With Answer Reference)
UNIT – V ::ASSEMBLY LANGUAGE PROGRAMMING

Unit # 5::I/O Port Programming - Timer Programming - Counter Programming – Serial


Communication Programming –Interrupt Programming
E-Book #
T1- A. NagoorKani, ―Microprocessors & Microcontrollers, 2nd Edition, Tata McGraw Hill
Publishing Company Limited,NewDelhi,2012.
PART A (2 Mark)
[Book T1/T2/R1]
(Page No. P.)
S.No Questions BTL Marks
{Figure / Table No
F/ T # }
What is a subroutine? What are the advantages of subroutine? R 2 [T1]
1.
(P-8.195)
2. Make a comparison between ‘Procedure’ and ‘Macro’ R 2 [T1]
(P-8.16)
Table # 8.4
3. What is data transfer scheme and what are its types? R 2 [T1]
(P-9.107)
4. What is a synchronous data transfer scheme? What is an R 2 [T1]
asynchronous data transfer scheme? (P-9.108)
5. What are the internal devices of 8255? What are the operating R 2 [T1]
modes of port-A of an 8255? (P-9.108)
6. What is USART? What are functions performed by INTEL 8251A? R 2 [T1]
(P-9.110)
7. What are the operating modes of a timer 8254? R 2 [T1]
(P-9.112)
8. What is the function of GATE signal in timer 8254? R 2 [T1]
(P-9.112)
PART B (14 Mark)
S.No Questions BTL Marks [Book T1/T2]
(Page No. P.)
{Figure / Table No
F/ T #}
i. Enumerate on the various assembly language program
9. development tools ie., Editor, Assembler, Library builder, U 14 [T1]
Linker, Debugger and simulator. (P-8.3 to 8.8 )
ii. Elaborate on the development process of an assembly {F#8.3}
language program with a flowchart.
i. Explain the pin description of INTEL-8255 Programmable
10. Peripheral Interface with neat sketch also elaborate it with U 14 [T1]
internal block diagram. (P-9.12 to )
ii. Draw and explain the schematic diagram of interfacing {F#9.15, 9.16 & 9.17}
8255 with 8085 Processor. Tabulate IO addresses of 8255A {Table #9.4 }

Explain the pin description of USART-8251A with neat [T1]


11. sketch also elaborate it with a functional block diagram. U 14 (P-9.53 to 9.56)
{F# 9.45 & 9.46}
12. i. Illustrate programming Format of 8251A mode, command [T1]
and status words. U 14 (P-9.56 to 9.60)
ii. Explain interfacing of 8251A to 8085 microprocessor with a {F# 9.47, 9.48 & 9.50}
schematic diagram. {Table #9.19}
iii. Enumerate serial communication using 8051 microcontroller.
13. i. Explain the features and pin details of Programmable [T1]
Timer - INTEL 8254. U 14 (P-9.79 to 9.82)
ii. Explain the 8254 Programmable Timer with its functional {F#9.68, 9.69 & 9.70 }
block diagram. {Table #9.68 }

14. i. Explain Control word and status word of 8254 timer? [T1]
ii. Illustrate the six operating modes of 8254 with necessary U 14 (P-9.83 to )
timing diagram. {F#9.72, 9.73, 9.74,
9.75, 9.76, 9.77, 9.78,
9.79 & 9.80 }
15. i. Explain the features and pin details of Programmable [T1]
Interrupt Controller- INTEL 8259. U 14 (P-7.16 to 7.18 )
ii. Draw the schematic diagram showing the way 8085 {F#7.6, 7.7 }
interfaced with 8259 {Table # 7.5}
16. i. Explain the 8259 Programmable Interrupt Controller with [T1]
its functional block diagram. U 14 (P-7.19 to 7.27)
ii. Describe processing and programming of Interrupts by {F#7.9,7.11, 7.13 &
8259 in 8085 with a flow chart also show the format of 7.12 }
ICWs & OCWs. {Table # 7.7}

PART C (10 Mark)


17. i. Draw and explain the schematic diagram of interfacing [T1]
8255 with 8051 microcontroller with allotted address. (P-9.17 to 9.21 )
ii. Explain 8255 Handshake input port (Mode-1), Handshake Ap 10 {F#9.19, 9.23, 9.24 &
output port (Mode-1) and Bidirectional Port (Mode-2) with 9.25 }
neat figures {Table #9.6 }

Faculty in Charge HoD


Dr.Madhusudhanan.R Dr.P.T.Saravanakumar

You might also like