Lec2 AG

You might also like

Download as pdf or txt
Download as pdf or txt
You are on page 1of 227

EEE / INSTR F244

Microelectronic
Circuits
BITS Pilani Anu Gupta
Pilani Campus
BITS Pilani
Pilani Campus

2 port network theory


Amplifier basics
Book—

Book--Engineering Circuit Analysis,

Hayt William Hart; Kemmerly Jack E.;

Durbin Steven M.

BITS Pilani, Pilani Campus


Learning outcomes----
Questions you can answer
• What are different types of 2 port networks? How to
develop them? What is the need of two port network theory?
• Is amplifier 2 port network?
• What are different types of amplifiers- (models) or 2 port
network representations?
• What are Characterizing parameters of amplifier design?
For different amplifier types—
• How to define Gain expressions, gain in dB notation?
• What are required in/ out impedances?
• How to get their power efficiency, harmonic distortion value,
(3dB, unity gain) bandwidth ?
• How to get transfer function, get pole, zero,and sketch Bode
plots
BITS Pilani, Pilani Campus
Need to study
• The common occurrence of two-ports in modeling electronic
devices, electronic circuits, and communication networks and
systems makes it important to study them in some detail.
• The attractive feature of two-port theory is that the network is
viewed simply as a black box described by certain parameter
matrices.
• We can concentrate on the four variables (currents and
voltages at the two ports) and any external connections to
the two-port.

BITS Pilani, Pilani Campus


Usefulness

Two port networks aid in:

• describing their operation when connected to a larger


network

• important in modelling electronic devices and system


components

BITS Pilani, Pilani Campus


2 Port Network model
• Two port network model of Active devices (BJT, MOSFET,
JFET) can be made to analyse their performance

• Model eases the analysis of complex circuits.

• Useful design tips can be obtained by analyzing the simplified


model.

• Not necessary to know the detailed configuration of the


network elements. The performance of the circuit can be
understood even when inside circuit configuration is not
known.
1/30/2024
BITS Pilani, Pilani Campus
BITS Pilani
Pilani Campus

Analysis using Two port network


models
Need to Study
• The common occurrence of two-ports in modeling electronic
devices, electronic circuits, and communication networks and
systems makes it important to study them in some detail.

• The attractive feature of two-port theory is that the network is


viewed simply as a black box described by certain parameter
matrices.

• We can concentrate on the four variables (currents and


voltages at the two ports) and any external connections to
the two-port.
BITS Pilani, Pilani Campus
Usefulness

Two port networks aid in:

• Ease of describing ckt. operation when connected to a

larger network

• important in modelling electronic devices and system

components

• Understanding behavior of unknown circuit

BITS Pilani, Pilani Campus


2 Port Network model
• Two port network model of Active devices (BJT, MOSFET,
JFET) can be made to analyse their performance

• Model eases the analysis of complex circuits.

• Useful design tips can be obtained by analyzing the simplified


model.

• Not necessary to know the detailed configuration of the


network elements. The performance of the circuit can be
understood even when inside circuit configuration is not
known.
1/30/2024
BITS Pilani, Pilani Campus
General form—1 / 2 PORT

BITS Pilani, Pilani Campus


Terminal, port

• A pair of terminal at which a signal (current or voltage)


may enter or leave is called a port

• A network having only one pair of such terminals is


called one port network

• No connections can be made to any other node internal


to the network

• One port network can be modeled by thevenin or norton


equivalent
1/30/2024
Anu Gupta BITS PILANI
BITS Pilani, Pilani Campus
One port network- 2 terminals

• For example, the determination of Thevenin's and Norton's

equivalents pertain to one-ports, since there is one pair of

terminals through which we look into the network

• Thevenin or Norton equivalent is sufficient for determining the

voltages and currents in any branch or circuit connected

externally to the one-port.

• A network with N ports of entry is called an N-port.

BITS Pilani, Pilani Campus


Example- driving point
impedance

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Example

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Practice

Book--Engineering Circuit Analysis, Hayt William Hart;


Kemmerly Jack E.; Durbin Steven M.

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


For 2 port

1/30/2024Anu Gupta BITS PILANI


BITS Pilani, Pilani Campus
BITS Pilani
Pilani Campus

2 port NW theory
Learning outcomes

• Types of 2 port network and equations ---


z/h/y/g/T

• Development of 2 port network model

• Analysis using 2 port NW theory

• for known circuit configuration

• for unknown circuits


BITS Pilani, Pilani Campus
2 port network— 4 terminals

• A large number of networks of practical interest and


importance have two ports of entry.

• An amplifier, for example, has a pair of input terminals


(the input port) and a pair of output terminals (the output
port).

• There are four variables of interest in a two-port; the


current and voltage at the input port and the current and
voltage at the output port.

BITS Pilani, Pilani Campus


Contd…

• The response of a two-port network is studied by using


parameter matrices that express the interdependence of
these four variables.

• The actual configuration of elements is of no interest in


order to analyze the relationship between any external
connections at the input and output ports.

BITS Pilani, Pilani Campus


Conditions to be met
• The network in the black box is assumed to consist of
linear components, linear dependent sources),

• No independent sources.

• No stored energy in the network

BITS Pilani, Pilani Campus


4 types of TWO PORT NW

• Open-circuit impedance (Z) parameters. (I1, I2)

• Hybrid (H) parameters. (I1, V2)

• Conductance (G) parameter (V1, I2)

• Short-circuit admittance (Y) parameters. (V1, V2)

• Transmission (ABCD)/ (T) parameters. (V2, I2)

BITS Pilani, Pilani Campus


4 choices of independent
variable
• Open-circuit impedance parameters

• The current II and 12 are selected as the


independent variables,

• and the voltages V2 and VI are then expressed as


functions of II and 12 .

• The parameters that appear in the resulting


equations are called open circuit impedance, or z

parameters. BITS Pilani, Pilani Campus


Contd…

• The standard convention is to choose both the currents I I


and I2 entering the positive voltage reference terminals at
the input and output ports to introduce symmetry in the
analysis of two-ports.

• It is possible to express any two of the four variables, V1, II,


V2 , and I2 as linear functions of the other two variables.

BITS Pilani, Pilani Campus


2 PORT NW

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Hybrid Parameters

1/30/2024
Anu Gupta BITS PILANI
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
1/30/2024 Anu Gupta BITS PILANI
Short-circuit Admittance
Parameters of a Two-port

1/30/2024
Anu Gupta BITS PILANI
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
1/30/2024 Anu Gupta BITS PILANI
Transmission/ chain/ T
parameters, output
Transmission parameters– used in power transmission lines analysis,
port 2 is receiving port with current coming out

Negative sign -> I2 is taken


as leaving output port ,
opposite to convention

1/30/2024
Anu Gupta BITS PILANI
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
1/30/2024 Anu Gupta BITS PILANI
Inverse hybrid parameters
G parameters

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Bits, pilani
Applications of 2 port network
theory

• Design of Equivalent circuit/ model of

non-linear component.

• Circuit analysis

BITS Pilani, Pilani Campus


BITS Pilani
Pilani Campus

Design of Equivalent circuit/ model

Bits, pilani
Z parameter model

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Y parameter model

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


H parameter model

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


G parameter model

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Equivalent circuit of a two-port network in
terms of g-parameters
T parameters model

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


4 types– summary-
Two port network models

BITS Pilani, Pilani Campus


Summary chart

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


BITS Pilani
Pilani Campus

Circuit Analysis
using 2 port NW
Learning outcomes

• Determine z/y/h/g/T parameters of a


known network--- helps in analysing
bigger network

• Determine z/y/h/g/T parameters of a


unknown network---helps in
analysing unknown network

BITS Pilani, Pilani Campus


Tips—for easy analysis
Property1---Reciprocal networks
• Reciprocal networks. A network is said to be reciprocal if
the voltage appearing at port 2 due to a current applied at
port 1 is the same as the voltage appearing at port 1 when
the same current is applied to port 2.

• Exchanging voltage and current results in an equivalent


definition of reciprocity.

• Z12=Z21 FOR RECIPROCITY

BITS Pilani, Pilani Campus


Tips—for easy analysis
Property1- --Symmetrical networks
• Symmetrical networks.

• A network is symmetrical if its

input impedance = output impedance.


• Most often, but not necessarily, symmetrical networks are
also physically symmetrical.
FOR SYMMETRY

Z11=Z22, Y11=Y22

BITS Pilani, Pilani Campus


Choice of parameters for easy
analysis

Series connection – Z parameters

Parallel connection --- Y parameters

Cascaded connection -- T parameters

BITS Pilani, Pilani Campus


Tips-Topology----Pi network–
use y parameters

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


T network–
use z parameters

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Example – admittance
network, Use Y parameters

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


BITS Pilani
Pilani Campus

Parameter extractions using 2 port NW


theory
Examples
Example- Z parameter
Easy ckts.

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Bits, pilani
Exercise
need mesh analysis

Bits, pilani
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
50 ohm

+ =

Bits, pilani
EXAMPLE – extract z parameters
need mesh analysis

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Example- Z parameter
extraction

BITS Pilani, Pilani Campus


Practice

1/30/2024
Anu Gupta BITS PILANI
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Example –
T network

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Bits, pilani
Example-
Pi network

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Contd…..Y parameters

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Find Thevenin equivalent of circuit
Example

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Rth, Vth

Rth– short input,


find impedance
at input port

Vth--- open output


port, find voltage
at output port

BITS Pilani, Pilani Campus


Bits, pilani
Rth

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Vth

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Bits, pilani
Bits, pilani
Exercise----- extract z parameters. Then develop
Thevenin equivalent

Exercise--- Develop Thevenin equivalent using only Z


parameter matrix ????
(you may use use a test voltage / current of 1v/ 1A for calculations)
Bits, pilani
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS Pilani
Pilani Campus

Analysis---
Conversion/ combination of two port networks
conversion — Z to Y , Z to H etc.
Summary
chart

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Conversion
Relationship of h and z parameters

1/30/2024
Anu Gupta BITS PILANI
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
H (G) parameter computations

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Bits, pilani
BITS Pilani
Pilani Campus

Combination of two port models


Bits, pilani
Equivalent 2 port parameters

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Cascaded two port NW

1/30/2024
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS Pilani
Pilani Campus

Examples—
Analysis of big circuit
Bits, pilani
Analysis----Example–
Bridge T network

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Contd….

Bits, pilani
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Y parameters of N1
Step1---- Find equivalent Y parameters of N1network

Step1----

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Contd….. N2 network

step2- find Z matrix for N2

Step3----
Convert N2 to Pi network, Z to Y conversion

BITS Pilani, Pilani Campus


Contd…..Z Y

Step4----
Find equivalent Y parameters of complete (N1, N2)
Bridge T network
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Contd…..Equivalent Y parameters
of (Combination) Bridge T network

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


BITS Pilani
Pilani Campus

Two port NW theory in modelling of


devices
Black box----ckt. construction
Modeling of devices
BJT/ MOSFET
• Measure the values of V1, I1, and V2, I2 using lab setup
under oc/ sc conditions
• Hence determine h11, h12, h21, h22.

• ‘0’ indicate h12 =0. means reverse transmission of signal is


not possible
• Now create circuit using h-parameter model. Then analyse

BITS Pilani, Pilani Campus


Circuit analysis
Determine the functionality of device

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


BJT---Example

1/30/2024
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
1/30/2024
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
1/30/2024
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Possible Amplifier ckt.

Possible Amplifier ckt.– design


biasing, of BJT, Rin
Is it a good current amplifier (I2/I1)?–
convert h to Y parameters

Find h21=I2/I1?
h21=I2/I1 = 50

Rout=V2/I2= 5 Kohm (not good)


Rin= 2.5 Kohm (better)

BITS Pilani, Pilani Campus


BITS Pilani
Pilani Campus

Mapping of 2 port model with


physical model of device
MOSFET physical model

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


MOSFET physical model

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


MOSFET Example (z parameter)

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


MOSFET Example (z parameter)

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


MOSFET Example (h parameter)

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


High Frequency Model of
MOSFET---- Ymodel

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


contd….Y PARAMETERS

Bits, pilani
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS Pilani
Pilani Campus

System analysis using 2 port networks—


Terminated 2 port networks (i.e with load at o/p)
System Analysis-
Using Z Parameters

• For Analysis, it is customary to connect a signal


source with a series impedance to the input port
and a load impedance to the output port.

1/30/2024 Anu Gupta BITS PILANI


BITS Pilani, Pilani Campus
Terminated Two Port Network

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Equations

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Modified Driving point/ input
impedance

Typically, ckt. analysis is done using original z/y/ h parameter


including load separately in circuit.

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Modified Equations

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


EXAMPLE- TERMINATED 2 PORT
network, find Z parameters, ideal opamp

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Bits, pilani
Example-

1/30/2024
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
1/30/2024
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS Pilani
Pilani Campus

Amplifier Circuit models

Bits, pilani
Amplifier circuit models-
analysis tools
Amplifiers must be characterized for its terminal behavior
first to be used as block in system design

For analysis purpose, complex circuits are replaced by their


(models)--- simple circuits

Voltage amplifier model (v,v)

Current amplifier (i,i)

Trans-conductance (v,i)

Trans-resistance (i,v)
Bits, pilani
BITS Pilani, Pilani Campus
Amplification Factor

Av---- voltage amplifier

Ai--- current amplifier

Gm--- trans conductance amplifier

Rm--- trans resistance amplifier

BITS Pilani, Pilani Campus


BITS Pilani
Pilani Campus

Amplifier-
voltage amplifier model
Vin, Vout------ Z parameter model
Z parameter model

BITS Pilani, Pilani Campus


Z parameter model

Amplifier operates in
forward mode only

1/30/2024
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Voltage Amplifier

Ro

+ + +
vi Ri vo
Avvi
- -
-

Using the voltage divider rule open circuit voltage gain is


Av = vo/vi|io=0
Unit (V/V)
Ideal impedance conditions: R0 = 0 Ri =  condition for no loss
BITS Pilani, Pilani Campus
Design guideline for voltage
amplifier
Ideal conditions of impedances at input/
output port

Ro = 0
Ri = 

condition for no loss of signal

BITS Pilani, Pilani Campus


Current amplifier
ii io

+ +
Ri A iv i Ro vo
- -

Short-Circuit current gain

Ais = io/ii |vo=0


Unit (A/A)
Ideal conditions Ri = 0 ; R0 = 

Bits, pilani
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Trans-conductance amplifier
io
+ +
vi Ri Ro vo
Gmvi
- -

Short-Circuit Transconductance

Gm = io/vi |vo=0
Unit (A/V)
Ideal conditions Ri =  ; R0 = 

Bits, pilani
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Trans-resistance amplifier
G parameter
ii Ro

+
Ri vo
Rm*ii
-

Open-Circuit Transresistence

Rm = vo/ii |io=0
Unit (V/A)
Ideal conditions Ri = 0 ; R0 = 0
Bits, pilani
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Relations between parameters

Avoc = Ais(Ro /Ri)

Avoc = GmRo

Avoc = Rm/Ri

BITS Pilani, Pilani Campus


Example
Q. An amplifier (Vdd=20 V) with an input resistance of 1K, when
driven by

---a current source of 10 mA and

---a source resistance of 100K,

has a short-circuit output current of 10mA and an open circuit output


voltage of 10V.

Sketch and label the circuit. When driving a 4K load. Find

(1) Ro and Vo.

(2) Av, Ai and Ap in dB.

(3) How does Vo change when Ri is increased 2, and 100 times.


BITS Pilani, Pilani Campus
solution

( )

,
,
(V/V)

(V/V),
BITS Pilani, Pilani Campus
(V/V),

3) How does Vo change when Ri is increased by 2 times? Avo


constant

BITS Pilani, Pilani Campus


3) How does Vo change when Ri is increased by 2 times? Avo
constant

less

BITS Pilani, Pilani Campus


less

3) How does Vo change when Ri is increased 100 times? Avo


constant

High
??

BITS Pilani, Pilani Campus


IMPORTANT POINTS---

• When R1 increases , more loss of signal, less gain

• Though input is current signal but ckt. o/p is of voltage so


trans-resistance amplifier.

• Both impedances are low, So we’d compute Rm.

• Av < Av,oc due to signal losses

Question---- what will happen if Vcc < Vo???


clipping

BITS Pilani, Pilani Campus


Clipping –
Amplitude distortion

Bits, pilani
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Example--- practice

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Bits, pilani
Conditions on R1, Ro
for no loss

Ri- infinite
Ro-- zero

Home Practice--
What if
Ri--- 100x,
Ro---- (1/100) x ?

Find Av?

Bits, pilani
BITS Pilani, Pilani Campus
BITS Pilani
Pilani Campus

Amplifier
performance parameters
Amplifier– I
input Continuous Signals
Arbitrary in nature.

Obtained through sensors, (eyes, ears)---variations


converted into current or voltage

BITS Pilani, Pilani Campus


Sinusoidal Input

• Important signal in analysis , design, testing


• For an LTI system, if input is sinusoid, output is
also sinusoid with modified amplitude and
phase. Hence analysis is easy

• Every natural signal can be represented as sum


of sine waves of different frequencies and
amplitude.

• Lab testing is possible

Bits, pilani
BITS Pilani, Pilani Campus
Why Amplifier first?
Reasons—

• Fundamental signal processing function

• Employed in every electronic system

• Design techniques can be easily extended to design of


complex analog circuits.

• Any operation can be configured using OPAMP

• Easy to understand

Similar to NOT gate (simplest gate )in Digital Electronics


Anu Gupta
BITS Pilani, Pilani Campus
Amplifier circuit symbol

Bits, pilani
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Multiple Analog Design
tradeoffs
• Design is
complex

• Full custom
designs

Bits, pilani
BITS Pilani, Pilani Campus
Specifications–
Characterizing parameters

• Gain (in deciBel notation)

• Voltage swing

• Power efficiency

• Frequency response, bandwidth

• Power supply and dc bias

• Input / output impedances

• Linearity (distortion)

Bits, pilani
BITS Pilani, Pilani Campus
BITS Pilani
Pilani Campus

Amplification factor – A
(Av, Ai, Gm, Rm)
Bits, pilani
Amplification Factor

Av---- voltage amplifier

Ai--- current amplifier

Gm--- trans conductance amplifier

Rm--- trans resistance amplifier

BITS Pilani, Pilani Campus


Amplifiers–
mathematical representation

Need- Weak signals- energy too small for reliable


processing

Requirement---Information contained in the signal should


not get changed/ Output must be exact replica of the
input.

Relation ship of amplifiers

vo(t) = A vi(t) linear relation


Bits, pilani
BITS Pilani, Pilani Campus
Opamp-Amplification A---
infinite (why?)
• Reason for A to be large---high for stability in closed loop,
larger amplification in open loop mode)
• Vout = A Vin,
• Rin = high,
• A= Gain= - (R2/R1) = 10
• A should be stable (immune to PVT variation)

BITS Pilani, Pilani Campus


Reason—
Negative feedback

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956



Specification for Av

--- binomial expansion

1> > 1/ A β for less gain error

e.g. If β=0.01, ( as β≤1 always )

A >= 105
BITS Pilani, Pilani Campus
Linearity

• Amplifier follows a relationship.--- linear


amplifier

• vo(t) = Av vi(t)

• But BJT/ MOSFET – Non Linear!!!!

• Any deviation (higher powers of vi) ---


nonlinear distortion
Bits, pilani
BITS Pilani, Pilani Campus
Ideal Gain/ transfer
characteristics---- linear
Voltage Gain

Current gain

Power gain

BITS Pilani, Pilani Campus


Practical VTC

Practical VTC is non linear--


• device nonlinear, varying slope
( HARMONICS)
• Saturation at extreme values (
CLIPPING) ,
Output will be distorted

Remedy---
--Operate at a point where VTC is close
to linear-middle
--Keep input small

BITS Pilani, Pilani Campus


BJT
harmonics

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Generation of harmonics
• MOSFET amplifier (operating in active region )
provides a current :

• The amplitude of 2nd harmonic normalized to that of


the fundamental is

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Frequency/ harmonic distortion
in output of amplifier
Frequency distortion —due to harmonics generated in output
due to nonlinear behavior of device or inter-modulation
frequencies (not visible to naked eye)
However, if the signals are small enough then the square
/exponential expression can be approximated as very linear

BITS Pilani, Pilani Campus


Distortion-
not visible to naked eye

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


THD (total harmonic distortion)

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Small signal approximation

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Small Signal
(vin=vgs) approximation

How much small vin?

• Typically Vgs << 2Vov

• Vov= Vds,sat=Vgs-Vt--- in MOSFET


• Vov= Vce,sat --- in BJT

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


BITS Pilani
Pilani Campus

Gain/ Transfer characteristics (VTC)


(VTC/ CTC/ TRANS RESISTANCE/ TRANS CONDUCTANCE )
Gain/ transfer characteristics

Voltage Gain

Current gain

Power gain

BITS Pilani, Pilani Campus


Practical VTC
Practical VTC is non linear--
Saturation, varying slope

Slope Variations cause Output


distortion
Remedy----

--Operate at a point where VTC


is close to linear in the middle
of VTC (why middle??) class A
operation
--Keep input small

BITS Pilani, Pilani Campus


VTC-- variations

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


VTC1----
non inverting

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


VTC 1----
Amplification shown on VTC

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


VTC2 -
inverting

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Amplification shown on
VTC2

Bits, pilani
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Information from VTC

• Highest and Lowest signal amplitude

• Gain—steepness of transition

• Inverting/ non inverting nature

• Single/ dual power supply

• Offset

BITS Pilani, Pilani Campus


Voltage/ Power gain---

Gain in dB---10 log[ (Vo2/RL) / (Vi2/Ri)]


If RL= Ri

Gain in dB= 20 log (Vo/ Vi)

Power gain= 10 (Vo/ Vi)

BITS Pilani, Pilani Campus


Measuring Unit---
Use of Decibel unit

The decibel, or dB, is a means of expressing either the gain


of an active device (such as an amplifier) or the loss in a
passive device (such as an attenuator or length of
cable).

The decibel was developed by the telephone company to


conveniently express the gain or loss in telephone
transmission systems.

BITS Pilani, Pilani Campus


• Input >---- Amp #1 ---- Amp #2 ------> Output

• A1 = 275, A2 = 55

• The total gain factor At = 275 x 55 = 15,125.

• Use logarithms-

• log (A x B) = log A + log B

• log (A/B) = log A - log B


• Invented a unit of gain measurement called a
"Bel," named after Alexander Graham Bell.

• They defined the Bel as

Gain in Bels = log Ap = log (Po / Pi )

where Ap = Power amplification factor


• log 275 = 2.4393326 and
• log 55 = 1.7403626,

15,125

• so the total gain in our cascade is


• 2.4393326 + 1.7403626 = 4.179,695,289 Bels

• Rounding problem---
• 4.179 Bels15124.99----4.2 Bels15,849
• 5% error----- large
• it was decided to express power gain in units which were equal
to one-tenth of a Bel, or in deci-Bels

• 1 Bel=10 deciBels

• Gain in decibels (dB) = 10 log A

• 24.393326 + 17.403626 = 41.79,695,289 Bels

• 24.39 + 17.40 = 41.79 decibels = 15,101 V/V

• 41.79 dB is a power gain of 15,101

• while 41.8 dB is a power gain of 15,136, so the error is only


0.23%.----- small
Amplifier Power Efficiency

• Important part of the circuit


• Power balance equation---
Pdc + Pin = P load + P dissipated
• Maximum power must be delivered to the
load
• Figure of merit---Amplifier Power efficiency

PL
 100
Pdc
BITS Pilani, Pilani Campus
Example1-

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Classes of Amplifiers

• Class A----ηmax = 25 %

• Class B (~50%)

• Class AB (~50%)

• Class C (>70%)

• Class D (>90%)
BITS Pilani, Pilani Campus
Power Efficiency of
class A operation of voltage amplifier
Power Balance equation

;
Ideal device Threshold=0

BITS Pilani, Pilani Campus


Power Efficiency of class A operation
Vcc vout

Vcc/2
Q

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


BITS Pilani
Pilani Campus

Amplifier Bandwidth
Frequency Response
Ideal Bandwidth-
Electromagnetic spectrum

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Ideal Bandwidth-
visible light (infra red to ultra violet)

Bits, pilani
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Frequency response-
Bandwidth
• Ideal frequency response desirable.---gain should
not change with frequency. Why ??
• Practical frequency response (shown below)
• Green shaded region does not exist in IC amplifiers .
Why??

BITS Pilani, Pilani Campus


Gain Bandwidth product
(GBW) – figure of merit

Desirable values--
• Gain---high
• Bandwidth--- high

An amplifier should have GBW as high as


possible

BITS Pilani, Pilani Campus


UGB/ 3 dB Bandwidth
IC amplifier

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Evaluating the frequency
response--- Bode Plots

Single time constant circuits

Vo (s) = 1/ [1+sCR] vi (s) Vo (s) = sCR/ [1+sCR] vi (s)

Av(s)= [vo./ vi]= K / [1+{s/wo}] Av(s)= [vo./ vi]= K s / [1+{s/wo}]


BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS Pilani
Pilani Campus

Low pass response

Av(s)= [vo./ vi]= K / [1+{s/wo}]


Magnitude and phase
of complex expression
Mag.

𝟏
𝒐
3 cases
𝟎 𝟎
𝟎
𝟎 𝟎
Bits, pilani

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Gain (in dB)

wo ~10 wo
w (log scale)

-20 dB/ dec

Ө
Ө= -tan-1 (w/wo)
~0.1 wo
w (log scale)
-45
-45o/ dec
-90
~10 wo
Av(s)= [vo./ vi]= K / [1+{s/wo}], K=1
BITS Pilani
Pilani Campus

High Pass response


Av(s)= [vo./ vi]= K s / [1+{s/wo}], K=1
Mag.

Bits, pilani
,

Mag.

Bits, pilani
𝟏 𝒐 𝟏 𝒐

3 cases--
𝟎 𝟎
𝟎
𝟎 𝟎

Bits, pilani
Frequency response as a combination of
terms Frequency response as a
addition of --
( and )

Gain (dB)

Bits, pilani
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS Pilani
Pilani Campus

Plot of different complex terms in transfer


functions
Different types of complex terms in
transfer functions

Different types of complex terms in transfer functions--


-

K,
w 1 1
j jw
wo j
w 1 1
jw
wo wo wo

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


K - constant
Magnitude and phase
Of

Gain in dB

Mag.
+ 20 dB/ dec

0
Log w

Ө Ө= 90

Log w

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Magnitude and phase of

Mag.

3 cases—

Bits, pilani

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Gain in dB
Corner plot

wo
Log w
Corner frequency
Ө

90

45
Ө= tan-1 (w/wo)

0.1 wo Log w
~10 wo
Magnitude and phase of

Mag.

3 cases—

Bits, pilani

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Gain in dB

+ 20 dB/ dec Mag.

wo
Log w

Ө Ө= 90

Log w
; =1, pole is at the origin

Gain in dB

-20 dB/ dec


Log w or log (
wo rad./ sec

For a pole at the origin draw a line with a slope of -20


Ө dB/decade that goes through 0 dB at 1 rad/sec

Log w

Ө= -90
BITS Pilani
Pilani Campus

Poles, Zeros of amplifier


Poles, Zeros and Bode Plots
Characterization:
K ( s  z1 )( s  z 2 ) . . . ( s  z m )
G (s) 
s  ( s  p1 )( s  p 2 ) . . . ( s  p n )
s s s
(  1)(  1) . . . (  1)
K  z1 z 2 z m  z1 z2 zm
G (s) 
 p1 p 2 p n  s  ( s  1)( s  1) . . . ( s  1)
p1 p2 pn
K  z1 z 2 z m 
KB 
 p1 p 2 p n 
( z1 s  1)( z 2 s  1) . . . ( zm s  1)
G (s)  K B
s  ( p1 s  1)( p 2 s  1) . . . ( pn s  1)
(Time Constant Form.)
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Transfer function of voltage
Amplifier

BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956


Origin of poles and zeroes

Why ??

BITS Pilani, Pilani Campus


Characterization:
Considering the transfer function in the time constant form.
we have 4 different types of terms in the time constant form,
these are:
1 1
KB, , , (s / z  1)
s (s / p  1)
Expressing the transfer function dB:
j
KB (  1)
G ( jw)  z
 j
(j )(  1)
0 p
20 log | G ( j ) |
j  j
 20 log K B  20 log | (  1) | 20 log | j | 20 log | 1|
z o p
Mechanics: We have 4 distinct terms to consider:

20logKB ----- ( constant gain in time constant format)

- 20log|j /ω0 | ----- (Pole at origin if wo=1)

- 20log|(j  /1 + |p|) ------ (Pole at 0 = p )

20log|(j/1 ±z)| ----- (zero at 0 = z )

wlg
This is a sheet, semi-log paper.
This is the type of paper usually used for preparing Bode plots.

dB Mag

 (rad/sec)
1 10 100 1000 10,000
BITS Pilani
Pilani Campus

Example
Using Matlab For Frequency Response
Instruction: We can use Matlab to run the frequency response for the
previous example. We place the transfer function in the
form:
5000 ( s  10) [ 5000s  50000 ]

( s  1) ( s  500) [ s 2  501s  500]

The Matlab Program

num = [5000 50000];


den = [1 501 500];
Bode (num,den)
Using Matlab For Freq. Response

Instruction: We can use Matlab to run the frequency response for the
previous example. We place the transfer function in the
form:
5000 ( s  10) [ 5000s  50000 ]

( s  1) ( s  500) [ s 2  501s  500]

The Matlab Program

num = [5000 50000];


den = [1 501 500];
Bode (num,den)
Bode Diagrams

From: U(1)
40

30

20
Phase (deg); Magnitude (dB)

10

-10
1 10 100 500
0

-20

-40
To: Y(1)

-60
100(1  jw / 10)
-80 Bode for: G ( jw) 
(1  jw)(1  jw / 500)
-100
10-1 100 101 102 103 104

Frequency (rad/sec)

G( j)  tan1 ( / 10)  tan1 ( / 1)  tan1 ( / 500)


Initial angle=00 and final angle -900
BITS Pilani
Pilani Campus

END

You might also like