Professional Documents
Culture Documents
Lecture 4 24th Jan 2024
Lecture 4 24th Jan 2024
Topic-II
T1. Barry B. Brey, The Intel Microprocessors. Pearson, Eight Ed. 2009. Chapter 2
R1. Douglas V Hall, Microprocessor and Interfacing, TMH, Second Edition. Chapter 2
Lecture 4
1/24/2024 2
1
1/24/2024
1/24/2024 3
• CISC
• Instructions are broken up into micro-operations
• Complex instruction decoder
1/24/2024 4
2
1/24/2024
8086 Microprocessor
1/24/2024 5
3
1/24/2024
8086 Microprocessor
1/24/2024 7
Bus
control
ALU Instruction Queue External bus
EU
control
Flag register
Bus Interface Unit (BIU)
8
4
1/24/2024
x86 -ISA
Register Organisation
1/24/2024 9
• Segment Registers.
- CS, DS, SS, ES
• Flag Registers
-FLAGS
1/24/2024 10
5
1/24/2024
• Multipurpose Registers.
- AX, BX, CX, DX, BP, DI, SI
• Segment Registers.
- CS, DS, SS, ES
1/24/2024 11
IP : INSTRUCTION POINTER
1/24/2024 12
6
1/24/2024
13
IP : INSTRUCTION POINTER
SP Stack Pointer
BP Base Pointer
Pointer and
Index Group
SI Source Index
DI Destination Index
14
7
1/24/2024
1/24/2024 15
8
1/24/2024
Flags
3-17
Status Flags
3-18
9
1/24/2024
Control Flags
End of Lecture 4
1/24/2024 20
10