Professional Documents
Culture Documents
Harsh Sharma Mini Project On Washing Machine Block Diagram PDF Electrical Engineering Electronics
Harsh Sharma Mini Project On Washing Machine Block Diagram PDF Electrical Engineering Electronics
Harsh Sharma Mini Project On Washing Machine Block Diagram PDF Electrical Engineering Electronics
Document Information
The document contains code for a washing machi…
Original Description:
Download now
mini project on fully AUTOMATIC WASHING MACH…
Original Title
Miniproject Wm
HARSH SHARMA
Copyright
MINI PROJECT ON
© © All Rights Reserved
WASHING MACHINE
Available Formats
BLOCK DIAGRAM
RTF, PDF, TXT or read online from Scribd
Facebook
Twitter
Email
SIGNAL SPECIFICATION
FSM DIAGRAM
CODE
module wm
(done,motor_on,fll_valve_on,drain_valve_on,door_lock,rst,start,door_close,flled,drain,added,c
ycle_me_out,spin_me_out);
input rst,start,door_close,added,cycle_me_out,spin_me_out;
parameter check_door=3'b000,
fll_water=3'b001,
add_det=3'b011,
cycle=3'b010,
drain_water=3'b101,
spin=3'b111;
reg clk;
reg [2:0]d,q;
inial begin
clk=0;
end
always
#10 clk=~clk;
always @(start,door_close,added,cycle_me_out,spin_me_out,flled,drain,q)
begin
done=0;
motor_on=0;
fll_valve_on=0;
drain_valve_on=0;
door_lock=1;
case(q)
d<=fll_water;
end
else begin
d<=check_door;
end
d<=fll_water;
fll_valve_on=1;
end
else i(flled==2'b01)begin
d<=add_det;
end
else begin
d<=cycle;
end
d<=add_det;
end
else begin
d<=cycle;
end
d<=cycle;
motor_on<=1;
end
else begin
d<=drain_water;
end
d<=drain_water;
drain_valve_on=1;
end
d<=spin;
drain_valve_on=1;
end
else begin
d<=fll_water;
end
d<=spin;
drain_valve_on=1;
end
else begin
d<=check_door;
done<=1;
door_lock<=0;
end
deault : begin
done=0;
motor_on=0;
fll_valve_on=0;
drain_valve_on=0;
door_lock=1;
q=0;
d<=check_door;
end
endcase
end
i(~rst)
q<=0;
else
q<=d;
end
endmodule
module tb_wm;
reg rst,start,door_close,added,cycle_me_out,spin_me_out;
wire done,motor_on,fll_valve_on,drain_valve_on,door_lock;
reg[1:0] flled,drain;
wm
m1(done,motor_on,fll_valve_on,drain_valve_on,door_lock,rst,start,door_close,flled,drain,adde
d,cycle_me_out,spin_me_out);
inial begin
$monitor("$me=%d,done=%b,motor_on=%b,fll_valve_on=%b,drain_valve_on=%b,door_lock=
%b,rst=%b,start=%b,door_close=%b,flled=%b,drain=%b,added=%b,cycle_me_out=
%b,spin_me_out=%b",$me
,done,motor_on,fll_valve_on,drain_valve_on,door_lock,rst,start,door_close,flled,drain,added,c
ycle_me_out,spin_me_out);
end
inial begin
rst=0;
#11 rst=1;
end
inial begin
#30 start=1;door_close=1;
#20 flled=2'b00;
#20 flled=2'b01;
#20 added=1;
#20 cycle_me_out=0;
#20 cycle_me_out=1;
#20 drain=2'b00;
#20 drain=2'b01;
#20 spin_me_out=0;
#20 spin_me_out=1;
end
endmodule
OUTPUT
WAVE
Document 7 pages
Document 45 pages
Verilog Faq
balashyamu
100% (1)
Magazines Podcasts
Sheet music
Document 33 pages
VLSI Lab 9
Umar Ayub
No ratings yet
Document 14 pages
Document 30 pages
Document 14 pages
Document 5 pages
Document 2 pages
Document 36 pages
Document 3 pages
Document 30 pages
Show more
About Support
Pinterest
Legal
Terms
Privacy
Copyright
Cookie Preferences
Documents
Language: English
AD
Download