Professional Documents
Culture Documents
Unit 2.1 BJT
Unit 2.1 BJT
CLASS DURATION- 1
___________________________________________________________________________________________
OBJECTIVES: After completion of the chapter the student will be able to-
2.1.1 Explain the operation of NPN & PNP transistor.(U/CK)
2.1.2 Draw the symbol of transistor(R/FK)
2.1.3 Draw different transistor configuration circuit(R/FK)
2.1.4 Explain I/P and O/P characteristics of each configuration (U/CK)
2.1.5 Compare between three configuration (AN/CK)
2.1.6 Relate between three configuration (AN/CK)
2.1.7 Explain transistor parameter (U/CK)
2.1.8 Define Transistor specification . (R/FK)
2.1.9 Explain basic concept of amplification. (U/CK)
2.1.10 Justify the selection of Q point & stabilization of transistor. (EV/CK)
2.1.11 Explain the need of biasing (U/CK)
2.1.12 Explain voltage Divider biasing arrangement. (U/CK)
2.1.13 Define the classification of Power amplifier. (R/FK)
2.1.14 Explain the operation of class A, class B, class AB Push-pull amplifier. (U/CK)
PRE-REQUISITES: 1. Knowledge of Basic Electronics.
2. Knowledge of Analog & Digital Electronics
2.1.4 - Q POINT - In order to produce distortion free output in amplifier circuits, the supply
voltages and resistances establish a set of de voltage VCEQ and ICQ to operate the transistor in the
active region.
These voltages and currents are called quiescent value which determine the operating point or Q-point
for the transistor.
The process of g i v ing p r o per supply voltages and resistances for obtaining the desired Q-Point is
called Biasing.
The circuits used for getting the desired and proper . operating point are known as biasing circuits.
To establish the operating point in the active region biasing is required for transistors to be used as an
amplifier. For analog circuit operation, the Q-point is plated so the transistor stays in active mode (does not
shift to operation in the saturation region or cut-off region) when input is applied. For digital operation, the Q-
point is placed so the transistor does the contrary - switches from "on" to "off' state. Often, Q-point is
established near the center of active region of transistor characteristic to allow similar signal swings in
positive and negative directions. Q-point should be stable. In particular, it should be insensitive to variations
in transistor parameters (for example, should not shift if transistor is replaced by another of the
same type), variations in temperature, variations in power supply voltage and so forth. The circuit must be
practical: easily implemented and cost•effective.
Transistor biasing: The proper flow of zero signal collector current and the maintenance of proper·
collector -emitter voltage during the passage of signal is known as transistor biasing.
The basic purpose of transistor biasing to keep the base-emitter
junction properly forward biased & collector-base junction properly reverse biased during the
application of signal.
a transistor circuit which gives the values of IC and VCE corresponding to zero signal or dc conditions.
DC load Line -
LEARNING MATERIAL FOR
ANALOG AND DIGITAL ELECTRONICS
DEPARTMENT OF ELECTRICAL ENGINEERING
YEAR-2nd , SEMESTER- 3RD
PREPARED BY- SHAMIK CHATTARAJ
DC load line can be constructed by locating the two end points IC(Sat) and VCE(off).
i) When transistor is saturated,VCE=O
ii) When transistor is off Ic(Sat) = Vcc/RE
Fig. A
If the operating point is selected near saturation region, then the output is
clipped in positive cycle as shown in fig. B.
Need of Stabilisation:
The process of making operating point independent of temperature Changes or variations in transistor
parameters is known as stabilisation.
Need for stabilization - Stabilisation of the operating point is necessary due to the following
reasons :
Whenever there is increase in this collector circuit voltage across RE increases causing base current to
diverse which compensate the increase in collector current. This circuit can be used with low collector
resistance.
LEARNING MATERIAL FOR
ANALOG AND DIGITAL ELECTRONICS
DEPARTMENT OF ELECTRICAL ENGINEERING
YEAR-2nd , SEMESTER- 3RD
PREPARED BY- SHAMIK CHATTARAJ
C \ ob
~ .
LEARNING MATERIAL FOR
ANALOG AND DIGITAL ELECTRONICS
DEPARTMENT OF ELECTRICAL ENGINEERING
YEAR-2nd , SEMESTER- 3RD
PREPARED BY- SHAMIK CHATTARAJ
______________________________________________________________________________________________________
Power Amplifier
After the audio signal is converted into electrical signal, it has several voltage amplifications done, after
which the power amplification of the amplified signal is done just before the loud speaker stage. This is
clearly shown in the below figure.
While the voltage amplifier raises the voltage level of the signal, the power amplifier raises the power level of
the signal. Besides raising the power level, it can also be said that a power amplifier is a device which
converts DC power to AC power and whose action is controlled by the input signal.
Classification Based on Mode of Operation
On the basis of the mode of operation, i.e., the portion of the input cycle during which collector current flows,
the power amplifiers may be classified as follows.
Class A Power amplifier − When the collector current flows at all times during the full cycle of
signal, the power amplifier is known as class A power amplifier.
Class B Power amplifier − When the collector current flows only during the positive half cycle of the
input signal, the power amplifier is known as class B power amplifier.
Class C Power amplifier − When the collector current flows for less than half cycle of the input
signal, the power amplifier is known as class C power amplifier.
There forms another amplifier called Class AB amplifier, if we combine the class A and class B amplifiers so
as to utilize the advantages of both.
a) Operation of Class-A Push-pull amplifier:-
A Class A power amplifier is one in which the output current flows for the entire cycle of the AC input
supply. Hence the complete signal present at the input is amplified at the output. The following figure shows
the circuit diagram for Class A Power amplifier.
6|Page
LEARNING MATERIAL FOR
ANALOG AND DIGITAL ELECTRONICS
DEPARTMENT OF ELECTRICAL ENGINEERING
YEAR-2nd , SEMESTER- 3RD
PREPARED BY- SHAMIK CHATTARAJ
______________________________________________________________________________________________________
From the above figure, it can be observed that the transformer is present at the collector as a load. The use of
transformer permits the impedance matching, resulting in the transference of maximum power to the load e.g.
loud speaker.
The operating point of this amplifier is present in the linear region. It is so selected that the current
flows for the entire ac input cycle. The below figure explains the selection of operating point
7|Page
LEARNING MATERIAL FOR
ANALOG AND DIGITAL ELECTRONICS
DEPARTMENT OF ELECTRICAL ENGINEERING
YEAR-2nd , SEMESTER- 3RD
PREPARED BY- SHAMIK CHATTARAJ
______________________________________________________________________________________________________
Efficiency calculation –
When the collector current flows only during the positive half cycle of the input signal, the power amplifier is
known as class B power amplifier.
Class B Operation
The biasing of the transistor in class B operation is in such a way that at zero signal condition, there will be no
collector current. The operating point is selected to be at collector cut off voltage. So, when the signal is
applied, only the positive half cycle is amplified at the output.
The figure below shows the input and output waveforms during class B operation.
8|Page
LEARNING MATERIAL FOR
ANALOG AND DIGITAL ELECTRONICS
DEPARTMENT OF ELECTRICAL ENGINEERING
YEAR-2nd , SEMESTER- 3RD
PREPARED BY- SHAMIK CHATTARAJ
______________________________________________________________________________________________________
When the signal is applied, the circuit is forward biased for the positive half cycle of the input and hence the
collector current flows. But during the negative half cycle of the input, the circuit is reverse biased and the
collector current will be absent. Hence only the positive half cycle is amplified at the output.
As the negative half cycle is completely absent, the signal distortion will be high.
In order to minimize the disadvantages and achieve low distortion, high efficiency and high output power, the
push-pull configuration is used in this class B amplifier.
9|Page
LEARNING MATERIAL FOR
ANALOG AND DIGITAL ELECTRONICS
DEPARTMENT OF ELECTRICAL ENGINEERING
YEAR-2nd , SEMESTER- 3RD
PREPARED BY- SHAMIK CHATTARAJ
______________________________________________________________________________________________________
Operation
The circuit of class B push-pull amplifier shown in the above figure clears that both the transformers are
center-tapped. When no signal is applied at the input, the transistors T1 and T2 are in cut off condition and
hence no collector currents flow. As no current is drawn from VCC, no power is wasted.
When input signal is given, it is applied to the input transformer Tr1 which splits the signal into two signals that
are 180o out of phase with each other. These two signals are given to the two identical transistors T1 and T2.
For the positive half cycle, the base of the transistor T1 becomes positive and collector current flows. At the
same time, the transistor T2 has negative half cycle, which throws the transistor T2 into cutoff condition and
hence no collector current flows.
For the next half cycle, the transistor T1 gets into cut off condition and the transistor T2 gets into conduction,
to contribute the output. Hence for both the cycles, each transistor conducts alternately. The output
transformer Tr3 serves to join the two currents producing an almost undistorted output waveform.
10 | P a g e
LEARNING MATERIAL FOR
ANALOG AND DIGITAL ELECTRONICS
DEPARTMENT OF ELECTRICAL ENGINEERING
YEAR-2nd , SEMESTER- 3RD
PREPARED BY- SHAMIK CHATTARAJ
______________________________________________________________________________________________________
11 | P a g e
LEARNING MATERIAL FOR
ANALOG AND DIGITAL ELECTRONICS
DEPARTMENT OF ELECTRICAL ENGINEERING
YEAR-2nd , SEMESTER- 3RD
PREPARED BY- SHAMIK CHATTARAJ
______________________________________________________________________________________________________
Therefore, in class AB amplifier design, each of the push-pull transistors is conducting for slightly more than
the half cycle of conduction in class B, but much less than the full cycle of conduction of class A.
MCQ -
Q1. A transistor has …………………
1. one pn junction
2. two pn junctions
3. three pn junctions
4. four pn junctions
Answer : 2
Q2. The number of depletion layers in a transistor is …………
1. four
2. three
3. one
4. two
Answer : 4
Q3. The base of a transistor is ………….. doped
1. heavily
2. moderately
3. lightly
4. none of the above
Answer : 3
Q4. The element that has the biggest size in a transistor is ………………..
1. collector
2. base
3. emitter
4. collector-base-junction
Answer : 1
Q5. In a pnp transistor, the current carriers are ………….
1. acceptor ions
2. donor ions
3. free electrons
4. holes
Answer : 4
Q6. The collector of a transistor is …………. doped
1. heavily
2. moderately
3. lightly
4. none of the above
Answer : 2
Q7. A transistor is a …………… operated device
1. current
2. voltage
3. both voltage and current
4. none of the above
Answer : 1
Q8. In a npn transistor, ……………. are the minority carriers
1. free electrons
2. holes
3. donor ions
12 | P a g e
LEARNING MATERIAL FOR
ANALOG AND DIGITAL ELECTRONICS
DEPARTMENT OF ELECTRICAL ENGINEERING
YEAR-2nd , SEMESTER- 3RD
PREPARED BY- SHAMIK CHATTARAJ
______________________________________________________________________________________________________
4. acceptor ions
Answer : 2
Q9. The emitter of a transistor is ………………… doped
1. lightly
2. heavily
3. moderately
4. none of the above
Answer : 2
Q10. In a transistor, the base current is about ………….. of emitter current
1. 25%
2. 20%
3. 35 %
4. 5%
Answer : 4
Q11. At the base-emitter junctions of a transistor, one finds ……………
1. a reverse bias
2. a wide depletion layer
3. low resistance
4. none of the above
Answer : 3
Q12. The input impedance of a transistor is ………….
1. high
2. low
3. very high
4. almost zero
Answer : 2
Q13. Most of the majority carriers from the emitter ………………..
1. recombine in the base
2. recombine in the emitter
3. pass through the base region to the collector
4. none of the above
Answer :3
Q14. The current IB is …………
1. electron current
2. hole current
3. donor ion current
4. acceptor ion current
Answer : 1
Q15. In a transistor ………………..
IC = IE + IB
IB = IC + IE
IE = IC – IB
IE = IC + IB
Answer : 4
Q16. The value of α of a transistor is ……….
more than 1
less than 1
1
none of the above
Answer : 2
Q17. IC = αIE + ………….
1. IB
13 | P a g e
LEARNING MATERIAL FOR
ANALOG AND DIGITAL ELECTRONICS
DEPARTMENT OF ELECTRICAL ENGINEERING
YEAR-2nd , SEMESTER- 3RD
PREPARED BY- SHAMIK CHATTARAJ
______________________________________________________________________________________________________
2. ICEO
3. ICBO
4. βIB
Answer : 3
Q18. The output impedance of a transistor is ……………..
1. high
2. zero
3. low
4. very low
Answer : 1
Q19. In a tansistor, IC = 100 mA and IE = 100.2 mA. The value of β is …………
1. 100
2. 50
3. about 1
4. 200
Answer : 4
Q20. In a transistor if β = 100 and collector current is 10 mA, then IE is …………
1. 100 mA
2. 100.1 mA
3. 110 mA
4. none of the above
Answer : 2
Q21. The relation between β and α is …………..
1. β = 1 / (1 – α )
2. β = (1 – α ) / α
3. β = α / (1 – α )
4. β = α / (1 + α )
Answer : 3
Q22. The value of β for a transistor is generally ………………..
1. 1
2. less than 1
3. between 20 and 500
4. above 500
Answer : 3
Q23. The most commonly used transistor arrangement is …………… arrangement
1. common emitter
2. common base
3. common collector
4. none of the above
Answer : 1
Q24. The input impedance of a transistor connected in …………….. arrangement is the highest
1. common emitter
2. common collector
3. common base
4. none of the above
Answer : 2
Q25. The output impedance of a transistor connected in ……………. arrangement is the highest
1. common emitter
2. common collector
3. common base
4. none of the above
Answer : 3
14 | P a g e
LEARNING MATERIAL FOR
ANALOG AND DIGITAL ELECTRONICS
DEPARTMENT OF ELECTRICAL ENGINEERING
YEAR-2nd , SEMESTER- 3RD
PREPARED BY- SHAMIK CHATTARAJ
______________________________________________________________________________________________________
Q26. The phase difference between the input and output voltages in a common base arrangement is
…………….
1. 180o
2. 90o
3. 270o
4. 0o
Answer : 4
Q27. The power gain in a transistor connected in ……………. arrangement is the highest
1. common emitter
2. common base
3. common collector
4. none of the above
Answer : 1
Q28. The phase difference between the input and output voltages of a transistor connected in common
emitter arrangement is ………………
1. 0o
2. 180o
3. 90o
4. 270o
Answer : 2
Q29. The voltage gain in a transistor connected in ………………. arrangement is the highest
1. common base
2. common collector
3. common emitter
4. none of the above
Answer : 3
Q30. As the temperature of a transistor goes up, the base-emitter resistance ……………
1. decreases
2. increases
3. remains the same
4. none of the above
Answer : 1
Q31. The voltage gain of a transistor connected in common collector arrangement is ………..
1. equal to 1
2. more than 10
3. more than 100
4. less than 1
Answer : 4
Q32. The phase difference between the input and output voltages of a transistor connected in common
collector arrangement is ………………
1. 180o
2. 0o
3. 90o
4. 270o
Answer : 2
Q33. IC = β IB + ………..
1. ICBO
2. IC
3. ICEO
4. αIE
Answer : 3
Q34. IC = [α / (1 – α )] IB + ………….
15 | P a g e
LEARNING MATERIAL FOR
ANALOG AND DIGITAL ELECTRONICS
DEPARTMENT OF ELECTRICAL ENGINEERING
YEAR-2nd , SEMESTER- 3RD
PREPARED BY- SHAMIK CHATTARAJ
______________________________________________________________________________________________________
1. ICEO
2. ICBO
3. IC
4. (1 – α ) IB
Answer : 1
Q35. IC = [α / (1 – α )] IB + […….. / (1 – α )]
1. ICBO
2. ICEO
3. IC
4. IE
Answer : 1
Q36. BC 147 transistor indicates that it is made of …………..
1. germanium
2. silicon
3. carbon
4. none of the above
Answer : 2
Q37. ICEO = (………) ICBO
1. β
2. 1+α
3. 1+β
4. none of the above
Answer : 3
Q38. A transistor is connected in CB mode. If it is not connected in CE mode with same bias voltages,
the values of IE, IB and IC will …………..
1. remain the same
2. increase
3. decrease
4. none of the above
Answer : 1
Q39. If the value of α is 0.9, then value of β is ………..
1. 9
2. 0.9
3. 900
4. 90
Answer : 4
Q40. In a transistor, signal is transferred from a …………… circuit
1. high resistance to low resistance
2. low resistance to high resistance
3. high resistance to high resistance
4. low resistance to low resistance
Answer : 2
Q41. The arrow in the symbol of a transistor indicates the direction of ………….
1. electron current in the emitter
2. electron current in the collector
3. hole current in the emitter
4. donor ion current
Answer : 3
Q42. The leakage current in CE arrangement is ……………. that in CB arrangement
1. more than
2. less than
3. the same as
16 | P a g e
LEARNING MATERIAL FOR
ANALOG AND DIGITAL ELECTRONICS
DEPARTMENT OF ELECTRICAL ENGINEERING
YEAR-2nd , SEMESTER- 3RD
PREPARED BY- SHAMIK CHATTARAJ
______________________________________________________________________________________________________
4. none of the above
Answer : 1
Q43. A heat sink is generally used with a transistor to …………
1. increase the forward current
2. decrease the forward current
3. compensate for excessive doping
4. prevent excessive temperature rise
Answer : 4
Q44. The most commonly used semiconductor in the manufacture of a transistor is ………….
1. germanium
2. silicon
3. carbon
4. none of the above
Answer : 2
Q45. The collector-base junction in a transistor has ……………..
1. forward bias at all times
2. reverse bias at all times
3. low resistance
4. none of the above
Answer : 2
Q21. What do you understand by collector reverse saturation? In which configuration does it have a
greater value?
When input current (IE in case of CB configuration and IB in case of CE configuration) is zero, collector
current IC is not zero although it is very small. In fact this is the reverse leakage current or collector reverse
saturation current (ICBO or simply ICO in CB configuration and ICEO in CE configuration). In case of CE
configuration it is much more than that in case of CB configuration.
Q22. What is meant by operating point?
Quiescent point is a point on the dc load line which represents VCE and IC in the absence of ac signal and
variations in VCE and IC take place around this point when ac signal is applied.
Q23. Explain how BJT can be used as an amplifier.
A transistor operates as an amplifier by transfer of the current from low impedance loop to high impedance
loop.
19 | P a g e