Download as pdf or txt
Download as pdf or txt
You are on page 1of 106

NP55DB / NP55DE

Vinafix.com
Vinafix.com
Preface

Notebook Computer

NP55DB / NP55DE

Service Manual

Preface
Vinafix.com

I
Preface

Notice
The company reserves the right to revise this publication or to change its contents without notice. Information contained
herein is for reference only and does not constitute a commitment on the part of the manufacturer or any subsequent ven-
dor. They assume no responsibility or liability for any errors or inaccuracies that may appear in this publication nor are
they in anyway responsible for any loss or damage resulting from the use (or misuse) of this publication.

This publication and any accompanying software may not, in whole or in part, be reproduced, translated, transmitted or
reduced to any machine readable form without prior consent from the vendor, manufacturer or creators of this publica-
tion, except for copies kept by the user for backup purposes.

Brand and product names mentioned in this publication may or may not be copyrights and/or registered trademarks of
their respective companies. They are mentioned for identification purposes only and are not intended as an endorsement
of that product or its manufacturer.
Preface

Version 1.0
June 2020
Vinafix.com

Trademarks
Intel and Intel Core are trademarks of Intel Corporation.
Windows® is a registered trademark of Microsoft Corporation.
Other brand and product names are trademarks and /or registered trademarks of their respective companies.

II
Preface

About this Manual


This manual is intended for service personnel who have completed sufficient training to undertake the maintenance and
inspection of personal computers.

It is organized to allow you to look up basic information for servicing and/or upgrading components of the NP55DB /
NP55DE series notebook PC.

The following information is included:

Chapter 1, Introduction, provides general information about the location of system elements and their specifications.
Chapter 2, Disassembly, provides step-by-step instructions for disassembling parts and subsystems and how to upgrade
elements of the system.

Appendix A, Part Lists

Preface
Appendix B, Schematic Diagrams

Vinafix.com

III
Preface

IMPORTANT SAFETY INSTRUCTIONS


Follow basic safety precautions, including those listed below, to reduce the risk of fire, electric shock and injury to per-
sons when using any electrical equipment:

1. Do not use this product near water, for example near a bath tub, wash bowl, kitchen sink or laundry tub, in a wet
basement or near a swimming pool.
2. Avoid using a telephone (other than a cordless type) during an electrical storm. There may be a remote risk of elec-
trical shock from lightning.
3. Do not use the telephone to report a gas leak in the vicinity of the leak.
4. Use only the power cord and batteries indicated in this manual. Do not dispose of batteries in a fire. They may
explode. Check with local codes for possible special disposal instructions.
5. This product is intended to be supplied by a Listed Power Unit as follows:
• AC Input of 100 - 240V, 50 - 60Hz, DC Output of 19.5V, 6.15A (120 Watts) minimum AC/DC Adapter.
Preface

FCC Statement
Vinafix.com
This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions:
This device may not cause harmful interference.
This device must accept any interference received, including interference that may cause undesired operation.

IV
Preface

Instructions for Care and Operation


The notebook computer is quite rugged, but it can be damaged. To prevent this, follow these suggestions:

1. Don’t drop it, or expose it to shock. If the computer falls, the case and the components could be damaged.
Do not expose the computer Do not place it on an unstable Do not place anything heavy
to any shock or vibration. surface. on the computer.

2. Keep it dry, and don’t overheat it. Keep the computer and power supply away from any kind of heating element. This
is an electrical appliance. If water or any other liquid gets into it, the computer could be badly damaged.
Do not expose it to excessive Do not leave it in a place Don’t use or store the com- Do not place the computer on

Preface
heat or direct sunlight. where foreign matter or mois- puter in a humid environment. any surface which will block
ture may affect the system. the vents.

Vinafix.com

3. Follow the proper working procedures for the computer. Shut the computer down properly and don’t forget to save
your work. Remember to periodically save your data as data may be lost if the battery is depleted.
Do not turn off the power Do not turn off any peripheral Do not disassemble the com- Perform routine maintenance
until you properly shut down devices when the computer is puter by yourself. on your computer.
all programs. on.

V
Preface

4. Avoid interference. Keep the computer away from high capacity transformers, electric motors, and other strong mag-
netic fields. These can hinder proper performance and damage your data.
5. Take care when using peripheral devices.

Use only approved brands of Unplug the power cord before


peripherals. attaching peripheral devices.

Power Safety
Preface

The computer has specific power requirements:



• Vinafix.com
Only use a power adapter approved for use with this computer.
Your AC adapter may be designed for international travel but it still requires a steady, uninterrupted power supply. If you are
unsure of your local power specifications, consult your service representative or local power company.
Power Safety • The power adapter may have either a 2-prong or a 3-prong grounded plug. The third prong is an important safety feature; do
Warning not defeat its purpose. If you do not have access to a compatible outlet, have a qualified electrician install one.
Before you undertake • When you want to unplug the power cord, be sure to disconnect it by the plug head, not by its wire.
any upgrade proce- • Make sure the socket and any extension cord(s) you use can support the total current load of all the connected devices.
dures, make sure that • Before cleaning the computer, make sure it is disconnected from any external power supplies.
you have turned off the
power, and discon-
nected all peripherals Do not plug in the power Do not use the power cord if Do not place heavy objects
and cables (including cord if you are wet. it is broken. on the power cord.
telephone lines and
power cord). It is advis-
able to also remove
your battery in order to
prevent accidentally
turning the machine
on.

VI
Preface

Battery Precautions
• Only use batteries designed for this computer. The wrong battery type may explode, leak or damage the computer.
• Do not continue to use a battery that has been dropped, or that appears damaged (e.g. bent or twisted) in any way. Even if the
computer continues to work with a damaged battery in place, it may cause circuit damage, which may possibly result in fire.
• Recharge the batteries using the notebook’s system. Incorrect recharging may make the battery explode.
• Do not try to repair a battery pack. Refer any battery pack repair or replacement to your service representative or qualified service
personnel.
• Keep children away from, and promptly dispose of a damaged battery. Always dispose of batteries carefully. Batteries may explode
or leak if exposed to fire, or improperly handled or discarded.
• Keep the battery away from metal appliances.
• Affix tape to the battery contacts before disposing of the battery.
• Do not touch the battery contacts with your hands or metal objects.

Battery Guidelines
The following can also apply to any backup batteries you may have.

Preface
• If you do not use the battery for an extended period, then remove the battery from the computer for storage.
• Before removing the battery for storage charge it to 60% - 70%.
Vinafix.com
• Check stored batteries at least every 3 months and charge them to 60% - 70%.


Battery Disposal
The product that you have purchased contains a rechargeable battery. The battery is recyclable. At the end of its useful life, under var-
ious state and local laws, it may be illegal to dispose of this battery into the municipal waste stream. Check with your local solid waste
officials for details in your area for recycling options or proper disposal.

Caution
Danger of explosion if battery is incorrectly replaced. Replace only with the same or equivalent type recommended by the manufacturer.
Discard used battery according to the manufacturer’s instructions.

Battery Level
Click the battery icon in the taskbar to see the current battery level and charge status. A battery that drops below a level of 10%
will not allow the computer to boot up. Make sure that any battery that drops below 10% is recharged within one week.

VII
Preface

Related Documents
You may also need to consult the following manual for additional information:

User’s Manual on CD/DVD


This describes the notebook PC’s features and the procedures for operating the computer and its ROM-based setup pro-
gram. It also describes the installation and operation of the utility programs provided with the notebook PC.

System Startup 130°


1. Remove all packing materials.
2. Place the computer on a stable surface.
3. Insert the battery and make sure it is locked in position.
4. Securely attach any peripherals you want to use with the
computer (e.g. keyboard and mouse) to their ports.
Preface

5. When first setting up the computer use the following pro-


cedure (as to safeguard the computer during shipping, the bat- Figure 1

Vinafix.com
tery will be locked to not power the system until first connected Opening the Lid/LCD/
to the AC/DC adapter and initially set up as below): Computer with AC/DC
Adapter Plugged-In
• Attach the AC/DC adapter cord to the DC-In jack on the left of
the computer, then plug the AC power cord into an outlet, and
connect the AC power cord to the AC/DC adapter. The bat-
tery will now be unlocked.
6. Use one hand to raise the lid/LCD to a comfortable viewing 
angle (do not exceed 130 degrees); use the other hand (as Shut Down
illustrated in Figure 1) to support the base of the computer Note that you should always shut your computer down by
(Note: Never lift the computer by the lid/LCD). choosing the Shut down command in Windows (see be-
7. Press the power button to turn the computer “on”. low). This will help prevent hard disk or system problems.

1. Click the Start Menu icon .


2. Click the Power item .
3. Choose Shut Down from the menu.

VIII
Preface

Contents
Introduction ..............................................1-1 Main Board ................................................................................... A-5
HDD .............................................................................................. A-6
Overview .........................................................................................1-1 LCD ............................................................................................... A-7
Specifications ..................................................................................1-2
External Locator - Top View with LCD Panel Open ......................1-4 Schematic Diagrams................................. B-1
External Locator - Front & Right Side Views .................................1-5 System Block Diagram ...................................................................B-2
External Locator - Left Side & Rear View .....................................1-6 Processor 1/6 ...................................................................................B-3
External Locator - Bottom View .....................................................1-7 Processor 2/6 ...................................................................................B-4
Mainboard Overview - Top (Key Parts) .........................................1-8 Processor 3/6 ...................................................................................B-5
Mainboard Overview - Bottom (Key Parts) ....................................1-9 Processor 4/6 ...................................................................................B-6
Mainboard Overview - Top (Connectors) .....................................1-10 Processor 5/6 ...................................................................................B-7
Mainboard Overview - Bottom (Connectors) ...............................1-11 Processor 6/6 ...................................................................................B-8
Disassembly ...............................................2-1 DDR4 CHA SO-DIMM_0 ..............................................................B-9

Preface
DDR4 CHB SO-DIMM_0 ............................................................B-10
Overview .........................................................................................2-1
Vinafix.com
Maintenance Tools ..........................................................................2-2
Connections .....................................................................................2-2
Straps and XTAL ..........................................................................B-11
VGA Frame Buffer Interface ........................................................B-12
VGA Frame Buffer A ...................................................................B-13
Maintenance Precautions .................................................................2-3 VGA Frame Buffer A ...................................................................B-14
Disassembly Steps ...........................................................................2-4 VGA Frame Buffer B ...................................................................B-15
Removing the Keyboard ..................................................................2-5
VGA Frame Buffer B ...................................................................B-16
Removing the Battery ......................................................................2-6 VGA I/O .......................................................................................B-17
Removing the M.2 SSD Module .....................................................2-8 NVIDIA Power Sequence .............................................................B-18
Removing the Hard Disk Drive .......................................................2-9
NVIDIA GPIO Level Shift ...........................................................B-19
Removing the System Memory (RAM) ........................................2-11 VGA PWR/GND/NCs ..................................................................B-20
Removing the Wireless LAN Module ...........................................2-12
VGA NVVDD Coupling ..............................................................B-21
Wireless LAN, Combo Module Cables .........................................2-13 MDP ..............................................................................................B-22
Installing the Touchpad .................................................................2-14 Panel, Inverter ...............................................................................B-23
Part Lists ..................................................A-1 HDMI ............................................................................................B-24
Part List Illustration Location ........................................................ A-2 PCH 1/9 ........................................................................................B-25
Top ................................................................................................. A-3 PCH 2/9 ........................................................................................B-26
Bottom ............................................................................................ A-4 PCH 3/9 ........................................................................................B-27

IX
Preface

PCH 4/9 ........................................................................................ B-28 Power Sequence ............................................................................B-60


PCH 5/9 ........................................................................................ B-29
PCH 6/9 ........................................................................................ B-30
PCH 7/9 ........................................................................................ B-31
PCH 8/9 ........................................................................................ B-32
PCH 9/9 ........................................................................................ B-33
ALC293D ..................................................................................... B-34
M.2 WLAN+BT, PCIE4X SSD ................................................... B-35
USB, Charger ............................................................................... B-36
Card Reader / LAN RTL8411B ................................................... B-37
HDD, TP, Audio, Hall Conn ........................................................ B-38
LED, CCD, TPM, Power SW Conn ............................................. B-39
KBC-ITE IT5570 ......................................................................... B-40
RGB KB ....................................................................................... B-41
Preface

5V, 5VS, 3.3V, 3.3VS .................................................................. B-42


VDD 1.05V, VCCIO, 3.3VA, VCCST ........................................ B-43
Vinafix.com
VDD3, VDD5 ............................................................................... B-44
DDR 1.2V, 0.6VS, 2.5V ............................................................... B-45
VCore Output Stage ..................................................................... B-46
VVC_Core, VCCGT, VCCSA ..................................................... B-47
1.05DX_VCCSTG, VCCSFR_OC, 1.8VA .................................. B-48
VCCGT, VCCSA Output Stage ................................................... B-49
AC_In, Charger ............................................................................ B-50
NVVDD 1 .................................................................................... B-51
NVVDD 2 .................................................................................... B-52
PEX_VDD .................................................................................... B-53
FBVDDQ ..................................................................................... B-54
DGPU Power Measurement ......................................................... B-55
1V8_RUN/AON, NV3V3 ............................................................ B-56
Audio Board ................................................................................. B-57
LED Board ................................................................................... B-58
Power Board ................................................................................. B-59

X
Introduction

Chapter 1: Introduction
Overview
This manual covers the information you need to service or upgrade the NP55DB / NP55DE series notebook computer.
Information about operating the computer (e.g. getting started, and the Setup utility) is in the User’s Manual. Information
about dri-vers (e.g. VGA & audio) is also found in the User’s Manual. The manual is shipped with the computer.

Operating systems (e.g. Windows 10, etc.) have their own manuals as do application softwares (e.g. word processing and
database programs). If you have questions about those programs, you should consult those manuals.

The NP55DB / NP55DE series notebook is designed to be upgradeable. See Disassembly on page 2 - 1 for a detailed

1.Introduction
description of the upgrade procedures for each specific component. Please take note of the warning and safety informa-
tion indicated by the “” symbol.

Vinafix.com
The balance of this chapter reviews the computer’s technical specifications and features.

Overview 1 - 1
Introduction

Specifications Processor Options Video Adapter Options

i7-10750H (2.60GHz) Microsoft Hybrid Graphics Mode or Discrete Graphics


12MB Smart Cache, 14nm, DDR4-2933MHz, TDP 45W Mode
i5-10300H (2.50GHz) Supports up to 3 Active Displays
 8MB Smart Cache, 14nm, DDR4-2933MHz, TDP 45W
Latest Specification Information Intel Integrated GPU
Core Logic
The specifications listed here are correct at the Intel® UHD Graphics 630
time of sending them to the press. Certain items Intel® HM470 Express Chipset Dynamic Frequency
(particularly processor types/speeds) may be Intel Dynamic Video Memory Technology
changed, delayed or updated due to the manu- LCD Options Microsoft DirectX®12 Compatible
facturer's release schedule. Check with your
service center for more details. 15.6" (39.62cm), 16:9, FHD (1920x1080)
NVIDIA® Discrete GPU
BIOS
NVIDIA® GeForce GTX 1650 (NP55DB)
1.Introduction

128Mb SPI Flash ROM 4GB GDDR6 Video RAM


INSYDE BIOS Microsoft DirectX®12 Compatible
 Supports PCIe x8
CPU Speed & Computer in DC Mode Memory

Vinafix.com
NVIDIA® GeForce GTX 1650Ti (NP55DE)
Note that when the computer is in DC mode Dual Channel DDR4 4GB GDDR6 Video RAM
(powered by the battery only) the CPU may not Two 260 Pin SO-DIMM Sockets Microsoft DirectX®12 Compatible
run at full speed. This is a design feature imple- Supporting up to 3200MHz DDR4 Memory
mented in order to protect the battery. Supports PCIe x8
Memory Expandable up to 32GB
Compatible with 4GB, 8GB or 16GB Modules Pointing Device
(The real memory operating frequency depends on the FSB Built-in Clickpad ( (with Microsoft PTP Multi Gesture & Scroll-
of the processor.) ing Functionality)

Storage Keyboard
One changeable 2.5" (6cm) 7.0mm (h) SATA (Serial) Hard Full-size Multi-Color LED Keyboard (with Numeric Keypad)
Disk Drive/Solid State Drive (SSD)
(Factory Option) One M.2 2280 SATA/PCIe Gen3 x4 SSD Audio
Solid State Drive (SSD)
High Definition Audio Compliant Interface
Security Sound Blaster Cinema 6
Built-In Array Microphone
Security (Kensington® Type) Lock Slot
Two Speakers
Intel PTT for Systems Without TPM Hardware
(Factory Option) TPM 2.0

1 - 2 Specifications
Introduction

Communication Environmental Spec

Built-In 10/100/1000Mb Base-TX Ethernet LAN Temperature


1.0M HD PC Camera Module Operating: 5°C - 35°C
Non-Operating: -20°C - 60°C
WLAN/ Bluetooth M.2 Modules: Relative Humidity
(Factory Option) Intel® Dual Band Wireless-AC 9462 Wire- Operating: 20% - 80%
less LAN (802.11ac) + Bluetooth
Non-Operating: 10% - 90%
(Factory Option) Intel® Dual Band Wi-Fi 6 AX200 Wireless
LAN (802.11ax) + Bluetooth Power
(Factory Option) Intel® Dual Band Wi-Fi 6 AX201 Wireless
LAN (802.11ax) + Bluetooth Embedded 4 Cell Polymer Battery Pack, 49Wh

Card Reader Full Range AC/DC Adapter


AC Input: 100 - 240V, 50 - 60Hz
Embedded Multi-In-1 Push-Push Card Reader
DC Output: 19.5V, 6.15A (120W)

1.Introduction
MMC (MultiMedia Card) / RS MMC
SD (Secure Digital) / Mini SD / SDHC/ SDXC Dimensions & Weight

M.2 Slots 359.5mm (w) * 238mm (d) * 21.9mm (h)

Slot 1 for Combo WLAN and Bluetooth Module


Slot 2 for SATA or PCIe Gen3 x4 SSD
Vinafix.com
1.85kg (Barebone with 49Wh Battery)

Interface

One USB 2.0 Port


Two USB 3.2 Gen 1 Type-A Ports
One USB 3.2 Gen 2 Type-C Port*
*The maximum amount of current supplied by USB Type-C
ports is 500mA (USB 2.0)/900mA (USB 3.2).
One Mini DisplayPort 1.4
One HDMI-Out Port
One Microphone-In Jack
One 2- In-1 Audio Jack (Headphone and Microphone)
One RJ-45 LAN Jack
One DC-In Jack

Specifications 1 - 3
Introduction

Figure 1
External Locator - Top View with LCD Panel Open
Top View

1. PC Camera
2. *PC Camera LED 3 2 1 3
*When the PC
camera is in use,
the LED will be
illuminated.
3. Built-In Array
Microphone
4. LCD
4
1.Introduction

5. Power Button
6. Vent
7. Keyboard

Vinafix.com
8. Touchpad &
Buttons

6 5

Vinafix.com

1 - 4 External Locator - Top View with LCD Panel Open


Introduction

External Locator - Front & Right Side Views Figure 2


Front View
1. LED Indicators

FRONT VIEW

1.Introduction
Figure 3

Vinafix.com Right Side View


1. Speaker
2. Multi-in-1 Card
Reader
RIGHT SIDE VIEW 3. USB 3.2 Gen 2
Type-C Port
4. USB 3.2 Gen 1
Type-A Port
1 2 3 4 5. RJ-45 LAN Jack
5

External Locator - Front & Right Side Views 1 - 5


Introduction

External Locator - Left Side & Rear View


Figure 4
Left Side View
1. Security Lock Slot
2. Vent /
3. USB 3.2 Gen 1 LEFT SIDE VIEW
Type-A Ports
4. USB 2.0 Port
5. Microphone-In
Jack 2
1 3 4 6 7
6. 2-In-1 Audio Jack 5
(Headphone and
Microphone)
1.Introduction

7. Speaker

Vinafix.com
Figure 5 REAR VIEW
Rear View
1. Vent
2. Mini DisplayPort
1.4 1 1
3. HDMI-Out Port 2 3 4
4. DC-In Jack

1 - 6 External Locator - Left Side & Rear View


Introduction

External Locator - Bottom View


Figure 6
Bottom View
1. Vent
2. Speakers

1
1 1

1.Introduction
Vinafix.com


Overheating
2 2
To prevent your com-
puter from overhea-
ting, make sure no-
thing blocks any vent
while the computer is
in use.

External Locator - Bottom View 1 - 7


Introduction

Figure 7 Mainboard Overview - Top (Key Parts)


Mainboard Top
Key Parts
1.Introduction

Vinafix.com

1 - 8 Mainboard Overview - Top (Key Parts)


Introduction

Mainboard Overview - Bottom (Key Parts) Figure 8


Mainboard Bottom
Key Parts

1. Mini-Card
Connector (M.2
SSD Module)
2. Mini-Card
Connector (WLAN
Module)
3. PCH
4 4. GPU
5. CPU

1.Introduction
5 6. Memory Slots
DDR4 SO-DIMM
7. KBC-ITE IT5570

Vinafix.com

2 6
3

Mainboard Overview - Bottom (Key Parts) 1 - 9


Introduction

Figure 9 Mainboard Overview - Top (Connectors)


Mainboard Top
Connectors
Vinafix.com
1. DC-In Jack
2. HDMI Port 3
1 2
3. Mini Display Port
4. Keyboard Cable
Connector
5. LED KB
Connector 8
6. USB 3.2 Gen 2
Type-C Port
1.Introduction

7. USB 3.2 Gen 1


Type-A Port
8. RJ-45 LAN Jack

Vinafix.com 7

4 5

1 - 10 Mainboard Overview - Top (Connectors)


Introduction

Mainboard Overview - Bottom (Connectors) Figure 10


Mainboard Bottom
Connectors

1. Multi-in-1 Card
Reader
2. LED Connector
3. Clickpad Cable
Connector
4. HDD Cable
Connector
5. CMOS Battery
8 Connector

1.Introduction
6. Audio Connector
7. Battery Connector
8. LCD Connector

Vinafix.com

6
5
2 4
3

Mainboard Overview - Bottom (Connectors) 1 - 11


Introduction
1.Introduction

Vinafix.com

1 - 12
Disassembly

Chapter 2: Disassembly
Overview
This chapter provides step-by-step instructions for disassembling the NP55DB / NP55DE series notebook’s parts and
subsystems. When it comes to reassembly, reverse the procedures (unless otherwise indicated).

We suggest you completely review any procedure before you take the computer apart.

Procedures such as upgrading/replacing the RAM, optical device and hard disk are included in the User’s Manual but are
repeated here for your convenience.

2.Disassembly
To make the disassembly process easier each section may have a box in the page margin. Information contained under
the figure # will give a synopsis of the sequence of procedures involved in the disassembly procedure. A box with a  
Vinafix.com
lists the relevant parts you will have after the disassembly process is complete. Note: The parts listed will be for the dis-
assembly procedure listed ONLY, and not any previous disassembly step(s) required. Refer to the part list for the previ-
Information

ous disassembly procedure. The amount of screws you should be left with will be listed here also.

A box with a  will also provide any possible helpful information. A box with a  contains warnings.

An example of these types of boxes are shown in the sidebar.



Warning

Overview 2 - 1
Disassembly

NOTE: All disassembly procedures assume that the system is turned OFF, and disconnected from any power supply (the
battery is removed too).

Maintenance Tools
The following tools are recommended when working on the notebook PC:

• M3 Philips-head screwdriver
• M2.5 Philips-head screwdriver (magnetized)
• M2 Philips-head screwdriver
• Small flat-head screwdriver
• Pair of needle-nose pliers
• Anti-static wrist-strap
2.Disassembly

Connections
Connections within the computer are one of four types:

Vinafix.com
Locking collar sockets for ribbon connectors
To release these connectors, use a small flat-head screwdriver to gently
pry the locking collar away from its base. When replacing the connec-
tion, make sure the connector is oriented in the same way. The pin1 side
is usually not indicated.
Pressure sockets for multi-wire connectors To release this connector type, grasp it at its head and gently rock it from
side to side as you pull it out. Do not pull on the wires themselves. When
replacing the connection, do not try to force it. The socket only fits one
way.
Pressure sockets for ribbon connectors To release these connectors, use a small pair of needle-nose pliers to
gently lift the connector away from its socket. When replacing the con-
nection, make sure the connector is oriented in the same way. The pin1
side is usually not indicated.
Board-to-board or multi-pin sockets To separate the boards, gently rock them from side to side as you pull
them apart. If the connection is very tight, use a small flat-head screw-
driver - use just enough force to start.

2 - 2 Overview
Disassembly

Maintenance Precautions
The following precautions are a reminder. To avoid personal injury or damage to the computer while performing a re- 
moval and/or replacement job, take the following precautions: Power Safety
1. Don't drop it. Perform your repairs and/or upgrades on a stable surface. If the computer falls, the case and other components Warning
could be damaged.
2. Don't overheat it. Note the proximity of any heating elements. Keep the computer out of direct sunlight. Before you undertake
any upgrade proce-
3. Avoid interference. Note the proximity of any high capacity transformers, electric motors, and other strong magnetic fields.
dures, make sure that
These can hinder proper performance and damage components and/or data. You should also monitor the position of magnet-
you have turned off the
ized tools (i.e. screwdrivers). power, and discon-
4. Keep it dry. This is an electrical appliance. If water or any other liquid gets into it, the computer could be badly damaged. nected all peripherals
5. Be careful with power. Avoid accidental shocks, discharges or explosions. and cables (including
•Before removing or servicing any part from the computer, turn the computer off and detach any power supplies. telephone lines and
•When you want to unplug the power cord or any cable/wire, be sure to disconnect it by the plug head. Do not pull on the wire. power cord). It is advis-
6. Peripherals – Turn off and detach any peripherals. able to also remove

2.Disassembly
7. Beware of static discharge. ICs, such as the CPU and main support chips, are vulnerable to static electricity. Before han- your battery in order to
dling any part in the computer, discharge any static electricity inside the computer. When handling a printed circuit board, do prevent accidentally
not use gloves or other materials which allow static electricity buildup. We suggest that you use an anti-static wrist strap turning the machine
on.

Vinafix.com
instead.
8. Beware of corrosion. As you perform your job, avoid touching any connector leads. Even the cleanest hands produce oils
which can attract corrosive elements.
9. Keep your work environment clean. Tobacco smoke, dust or other air-born particulate matter is often attracted to charged
surfaces, reducing performance.
10. Keep track of the components. When removing or replacing any part, be careful not to leave small parts, such as screws,
loose inside the computer.

Cleaning
Do not apply cleaner directly to the computer, use a soft clean cloth.
Do not use volatile (petroleum distillates) or abrasive cleaners on any part of the computer.
(For Computer Models Supplied with Light Blue Cleaning Cloth) Some computer models in this series come sup-
plied with a light blue cleaning cloth. To clean the computer case with this cloth follow the instructions below.
• Power off the computer and peripherals.
• Disconnect the AC/DC adapter from the computer.
• Use a little water to dampen the cloth slightly.
• Clean the computer case with the cloth.
• Dry the computer with a dry cloth, or allow it time to dry before turning on.
• Reconnect the AC/DC adapter and turn the computer on.

Overview 2 - 3
Disassembly

Disassembly Steps
The following table lists the disassembly steps, and on which page to find the related information. PLEASE PERFORM
THE DISASSEMBLY STEPS IN THE ORDER INDICATED.

To remove the Keyboard: To install the Touchpad:


1. Remove the keyboard page 2 - 5 1. Install the touchpad page 2 - 14
To remove the Battery:
1. Remove the keyboard page 2 - 5
2. Remove the battery page 2 - 6
To remove the M.2 SSD:
2.Disassembly

1. Remove the keyboard page 2 - 5


2. Remove the battery page 2 - 6
3. Remove the M.2 SSD page 2 - 8
To remove the HDD: Vinafix.com
1. Remove the keyboard page 2 - 5
2. Remove the battery page 2 - 6
3. Remove the HDD page 2 - 9
To remove the System Memory:
1. Remove the keyboard page 2 - 5
2. Remove the battery page 2 - 6
3. Remove the system memory page 2 - 11
To remove the Wireless LAN Module:
1. Remove the keyboard page 2 - 5
2. Remove the battery page 2 - 6
3. Remove the WLAN page 2 - 12

2 - 4 Disassembly Steps
Disassembly

Removing the Keyboard Figure 1


1. Turn off the computer, turn it over. Keyboard Removal
2. Remove screws 1 - 2 from the bottom of the computer.
3. Open it up with the LCD on a flat surface before pressing at point 3 to release the keyboard module (use the spe- a. Remove the screws from
the bottom of the compu-
cial eject stick 4 to do this) while releasing the keyboard in the direction of the arrow 5 as shown (Figure 1a).
ter and then eject the
4. Carefully lift the keyboard 6 up, being careful not to bend the keyboard ribbon cable 7 . Disconnect the key- keyboard using a special
board ribbon cable 7 from the locking collar socket by using a flat-head screwdriver to pry the locking collar pins eject stick to push the
8 away from the base (Figure 1b). keyboard out while re-
5. Carefully lift the keyboard 6 off the computer (Figure 1c). leasing the keyboard as
shown.
a. b. Lift the keyboard up and
b. disconnect the keyboard
6 ribbon cable from the
1

2.Disassembly
locking collar socket.
2 8 c. Remove the keyboard.
7

7
Vinafix.com 8

Re-inserting the Key-
board

When re-inserting the


keyboard firstly, align the
keyboard tabs at the bot-
c. tom of the keyboard with
the slots in the case.

5 
3
4. Eject Stick
4 6 6. Keyboard

• 2 Screws

Removing the Keyboard 2 - 5


Disassembly

Figure 2 Removing the Battery


Battery Removal 1. Turn the computer off, and remove the keyboard (page 2 - 5).
2. Remove screws 1 - 2 (Figure 2a).
a. Remove the SD cover
and screws.
3. Remove the SD card cover 16 and screws 2 - 14 (Figure 2a).
b. Remove the bottom case. 4. Carefully lift the bottom case 15 up in the direction of the arrow at point 16 - 17 to release and remove the bot-
tom case as shown (Figure 2b).

a. 2 5 b.
3 4 16

12
2.Disassembly

11 6 15
13 14

Vinafix.com
10 9 8 7

15


1. SD Card Cover
15. Bottom Case
17
• 13 Screws

2 - 6 Removing the Battery


Disassembly

5. The battery will be visible at point 18 on the computer (Figure 3c).


Figure 3
6. Carefully disconnect the cable 19 , then remove screws 20 - 24 (Figure 3d).
Battery Removal
7. Lift the battery 25 off the computer (Figure 3e).
(cont’d.)
8. Reverse the process to install a new battery (do not forget to replace all the screws and bottom cover).
c. Locate the battery.
d. Disconnect the cable and
c. e. remove the screws.
e. Lift the battery off the
computer.

2.Disassembly
18

Vinafix.com
d.
20 21
19 25

24

23 22 
25. Battery

• 5 Screws

Removing the Battery 2 - 7


Disassembly

Figure 4 Removing the M.2 SSD Module


M.2 SSD Module
Removal
M.2 SSD Removal Procedure
1. Turn off the computer, turn it over, remove the battery (page 2 - 6).
a. Locate the M.2 SSD. 2. The M.2 SSD module will be visible at point 1 on the mainboard (Figure 4a).
b. Remove the screw. 3. Remove the screw 2 (Figure 4b).
c. The M.2 SSD module 4. The M.2 SSD module 3 (Figure 4c) will pop-up, and you can remove it from the computer.
will pop up. 5. Reverse the process to install a new module (do not forget to replace the screws and make sure that the thermal
pad 4 is attached).

a.
2.Disassembly

Vinafix.com
4
1

b. c.

3
3

3.M2 SSD Module

• 1 Screw
2

2 - 8 Removing the M.2 SSD Module


Disassembly

Removing the Hard Disk Drive Figure 5


The hard disk drive can be taken out to accommodate other 2.5" serial (SATA) hard disk drives with a height of 7mm HDD Assembly
(h). Follow your operating system’s installation instructions, and install all necessary drivers and utilities (as outlined in Removal
Chapter 4 of the User’s Manual) when setting up a new hard disk.
a. Locate the HDD.
b. Remove the screw.
Hard Disk Disassembly Process
1. Turn off the computer, and remove the battery (page 2 - 6) and SSD (page 2 - 8).
2. The HDD will be visible at point 1 on the mainboard (Figure 5a).
3. Remove screws 2 from the HDD assembly (Figure 5b).

a.

2.Disassembly

HDD System Warning

Vinafix.com New HDD’s are blank. Before you


begin make sure:

1 You have backed up any data you


want to keep from your old HDD.

You have all the CD-ROMs and


FDDs required to install your oper-
ating system and programs.
b.
If you have access to the internet,
download the latest application and
hardware driver updates for the op- 
erating system you plan to install.
2 Copy these to a removable medi- 1. Hard Disk
um.
• 1 Screw

Removing the Hard Disk Drive 2 - 9


Disassembly

4. Carefully lift and slightly slide the hard disk up.


Figure 6 5. Disconnect the hard disk assembly 3 from the connector 4 (Figure 6c).
HDD Assembly 6. Remove screws 5 - 6 and bracket 7 from the hard disk 8 (Figure 6d).
Removal (cont’d.)
7. Reverse the process to install a new hard disk (do not forget to replace the screws).
c. Slide and lift the HDD as-
sembly to disconnect c. d.
from the connector.
d. Remove the screws and
bracket from the HDD.
8
3
4
2.Disassembly

6
Vinafix.com
7

5

3. HDD Assembly
7. HDD Bracket
8. HDD

• 2 Screws

2 - 10 Removing the Hard Disk Drive


Disassembly

Removing the System Memory (RAM) Figure 7


RAM Module
The computer has four memory sockets for 260 pin Small Outline Dual In-line Memory Modules (SO-DIMM) support-
Removal
ing DDR4 Up to 3200 MHz. The main memory can be expanded up to 32GB. The total memory size is automatically
detected by the POST routine once you turn on your computer. a. The RAM modules
Memory Upgrade Process will be visible at point
1 on the main-
1. Turn off the computer, turn it over, remove the battery (page 2 - 6). board.
2. The RAM-2 modules will be visible at point 1 on the mainboard (Figure 7a). b. Pull the release lat-
3. Gently pull the two release latches ( 2 & 3 ) on the sides of the memory socket in the direction indicated by the ches.
arrows (Figure 7b). The RAM module 4 will pop-up (Figure 7c), and you can then remove it. c. Remove the module.
4. Pull the latches to release the second module if necessary.
5. Insert a new module holding it at about a 30° angle and fit the connectors firmly into the memory slot.
6. The module will only fit one way as defined by its pin alignment. Make sure the module is seated as far into the slot

2.Disassembly

as it will go. DO NOT FORCE IT; it should fit without much pressure. Contact Warning
7. Press the module in and down towards the mainboard until the slot levers click into place to secure the module.
8. Replace the bottom cover and the screws (see page 2 - 6). Be careful not to touch

Vinafix.com
9. Restart the computer to allow the BIOS to register the new memory configuration as it starts up. the metal pins on the
module’s connecting
edge. Even the clean-
a. b. c. est hands have oils
which can attract parti-
cles, and degrade the
module’s performance.

2 3
4
1

2 3 
4. RAM Module

Removing the System Memory (RAM) 2 - 11


Disassembly

Figure 8 Removing the Wireless LAN Module


Wireless LAN
1. Turn off the computer, turn it over, remove the battery (page 2 - 6).
Module Removal
2. The Wireless LAN module will be visible at point 1 on the mainboard (Figure 8a).
3. Carefully disconnect the cables 2 & 3 , and then remove the screw 4 (Figure 8b)
a. Locate the WLAN.
b. Disconnect the cables
4. The Wireless LAN module 5 (Figure 8c) will pop-up, and you can remove it from the computer.
and remove the screw.
c. The WLAN module will a. c.
pop up.

Note: Make sure you


5
reconnect the antenna 1
cable to the “1 + 2”
2.Disassembly

socket (Figure 8b).

Vinafix.com
b.
2
3
4

5.Wireless LAN Module
5

• 1 Screw

2 - 12 Removing the Wireless LAN Module


Disassembly

Wireless LAN, Combo Module Cables


Note that the cables for connecting to the antennae on WLAN, WLAN & Bluetooth Combo, and LTE modules are not
labelled. The cables/covers (each cable will have either a black or transparent cable cover) are color coded for identifi-
cation as outlined in the table below.

Antenna Cable Cover


Module Type Cable Color
Type Type

WLAN/WLAN & Bluetooth WM 1 Black Transparent


Combo WM 2 Black White

2.Disassembly
Cable 1 is usually connected to antenna 1 on the module, and cable 2 to antenna 2.

Vinafix.com

Wireless LAN, Combo Module Cables 2 - 13


Disassembly

Figure 9 Installing the Touchpad


Touchpad
1. Insert the touchpad assembly 1 by carefully sliding the board attention while pushing it down 2 as shown (Fig-
Installation
ure 9a).
2. Tighten the screws 3 - 7 (Figure 9b).
a. Insert the touchpad as-
sembly as shown.
3. Connect and lock the cable connector 8 in place (Figure 9b).
b. Tighten the screws and
connect the cable con- a. b.
nector.
3 4 5

8
2
2.Disassembly

7 6

Vinafix.com


1. Touchpad Assembly

• 5 Screws

2 - 14 Installing the Touchpad


Appendix A:Part Lists
This appendix breaks down the NP55DB / NP55DE series notebook’s construction into a series of illustrations. The
component part numbers are indicated in the tables opposite the drawings.

Note: This section indicates the manufacturer’s part numbers. Your organization may use a different system, so be sure
to cross-check any relevant documentation.

Note: Some assemblies may have parts in common (especially screws). However, the part lists DO NOT indicate the
total number of duplicated parts used.

Note: Be sure to check any update notices. The parts shown in these illustrations are appropriate for the system at the

A.Part Lists
time of publication. Over the product life, some parts may be improved or re-configured, resulting in new part numbers.

Vinafix.com

A - 1
Part List Illustration Location
The following table indicates where to find the appropriate part list illustration.
Table A - 1
Part List Illustration
Part
Location
Top page A - 3
Bottom page A - 4
Main Board page A - 5
HDD page A - 6
LCD page A - 7
A.Part Lists

Vinafix.com

A - 2
Top

Figure A - 1

A.Part Lists
Top

Vinafix.com

Top A - 3
Bottom

Figure A - 2
Bottom
A.Part Lists

Vinafix.com

A - 4 Bottom
Main Board

Figure A - 3
Main Board

A.Part Lists
Vinafix.com

Main Board A - 5
HDD

Figure A - 4
HDD
A.Part Lists

Vinafix.com

A - 6 HDD
LCD

Figure A - 5
LCD

A.Part Lists
Vinafix.com

LCD A - 7
A.Part Lists

Vinafix.com

A - 8
Schematic Diagrams

Appendix B: Schematic Diagrams


This appendix has circuit diagrams of the NP55DB / NP55DE notebook’s PCB’s. The following table indicates where
to find the appropriate schematic diagram.

Diagram - Page Diagram - Page Diagram - Page


System Block Diagram - Page B - 2 Panel, Inverter - Page B - 23 VDD3, VDD5 - Page B - 44 Table B - 1
Processor 1/6 - Page B - 3 HDMI - Page B - 24 DDR 1.2V, 0.6VS, 2.5V - Page B - 45 SCHEMATIC
Processor 2/6 - Page B - 4 PCH 1/9 - Page B - 25 VCore Output Stage - Page B - 46 DIAGRAMS
Processor 3/6 - Page B - 5 PCH 2/9 - Page B - 26 VVC_Core, VCCGT, VCCSA - Page B - 47

B.Schematic Diagrams
Processor 4/6 - Page B - 6 PCH 3/9 - Page B - 27 1.05DX_VCCSTG, VCCSFR_OC, 1.8VA - Page B - 48

Processor 5/6 - Page B - 7 PCH 4/9 - Page B - 28 VCCGT, VCCSA Output Stage - Page B - 49

Processor 6/6 - Page B - 8 PCH 5/9 - Page B - 29 AC_In, Charger - Page B - 50

DDR4 CHA SO-DIMM_0 - Page B - 9 PCH 6/9 - Page B - 30 NVVDD 1 - Page B - 51

DDR4 CHB SO-DIMM_0 - Page B - 10 PCH 7/9 - Page B - 31 NVVDD 2 - Page B - 52 


Straps and XTAL - Page B - 11

VGA Frame Buffer Interface - Page B - 12


PCH 8/9 - Page B - 32

PCH 9/9 - Page B - 33


Vinafix.com PEX_VDD - Page B - 53

FBVDDQ - Page B - 54
Version Note

VGA Frame Buffer A - Page B - 13 ALC293D - Page B - 34 DGPU Power Measurement - Page B - 55
The schematic dia-
grams in this chapter
VGA Frame Buffer A - Page B - 14 M.2 WLAN+BT, PCIE4X SSD - Page B - 35 1V8_RUN/AON, NV3V3 - Page B - 56
are based upon version
VGA Frame Buffer B - Page B - 15 USB, Charger - Page B - 36 Audio Board - Page B - 57 6-7P-NP504-002. If your
VGA Frame Buffer B - Page B - 16 Card Reader / LAN RTL8411B - Page B - 37 LED Board - Page B - 58 mainboard (or other
boards) are a later ver-
VGA I/O - Page B - 17 HDD, TP, Audio, Hall Conn - Page B - 38 Power Board - Page B - 59
sion, please check with
NVIDIA Power Sequence - Page B - 18 LED, CCD, TPM, Power SW Conn - Page B - 39 Power Sequence - Page B - 60 the Service Center for
NVIDIA GPIO Level Shift - Page B - 19 KBC-ITE IT5570 - Page B - 40 updated diagrams (if re-
VGA PWR/GND/NCs - Page B - 20 RGB KB - Page B - 41 quired).
VGA NVVDD Coupling - Page B - 21 5V, 5VS, 3.3V, 3.3VS - Page B - 42

MDP - Page B - 22 VDD 1.05V, VCCIO, 3.3VA, VCCST - Page B - 43

B - 1
Schematic Diagrams

System Block Diagram


5 4 3 2 1

VDD3,VDD5
SHEET 43
NP50DB System Block Diagram (Comet lake)
GPU NVVDD
nVIDIA 29x29mm
Nvidia 960 Ball FCBGA PCI Express*
SHEET 50,51
(8x) COMET LAKE
N18P- G61/G62 DDR6 CML-H 45W
5V,3.3V,5VS,3.3VS eDP PANEL
SHEET 41 SHEET 10,11,12,
D

13,14,15,16,17,18,19,20
eDP (4x) Connector
D

SHEET 22
1.05V, VCCIO
SHEET 42 BGA1440
VCCGT/VCORE Output stage HDMI(iGPU) DDI2 (HDMI) 42 * 28 mm 2666 MHz
SHEET 23 SHEET 2,3,4,5,6,7
DDR4 /1.2 DDR4
VCC_CORE & VCCGT
SHEET 45,46
B.Schematic Diagrams

DDI1 (DP)
VDDQ(1.2V),VTT_MEM(0.6V) Mini DP SYSTEM SMBUS 2666 MHz
SHEET 44 SHEET 21 DDR4 / 1.2V
DMI (4x) DDR4 DDR4
1.05DX_VCCSTG SO-DIMMA SO-DIMMB
SHEET 47 SHEET 8 SHEET 9

H Platform
Sheet 1 of 59 C VCCSA SHEET 48 Controller C

System Block SMB BUS Hub (CML-H)


3.3VA/VCCSFR_OC/VCCST
Diagram SHEET 42
TOUCH PAD HM470 AUDIO BOARD

Vinafix.com
CLICK BOARD SPI USB3.0 USB2.0
AC_IN Charger SHEET 38
TPM 25x24mm USB2.0 PORT2
SHEET 49 SHEET 24 Optional USB2.0 PORT6
SHEET 38
874 Ball FCBGA MIC
IN
COMBO SPK-L (USB3.0 PORT1)
32.768 KHz
NP50DB 4IN1 6-7P-xxxxxxx
EC
SHEET 56

MAIN BOARD (NP50) LPC SHEET 24,25,26,27,28,29,30,31,32


IT5570
128pins LQFP
0.5"~11" 33 MHz
BOM: xxx SHEET 2~55 Azalia Codec
14*14*1.6mm EC
BIOS ALC293D SPK-R
AUDIO BOARD SHEET 39 SPI
SHEET 39 SPI SHEET 33 SHEET 33
PHONE JACK x2;USB2.0 x1;USB3.0 x1 SHEET 24 <14"
SHEET 56 INT. K/B EC SMBUS AZALIA LINK 24 MHz
B BOM:xxx B

SHEET 39
NP50 POWER SWITCH BOARD THERMAL SMART SMART PCIE 100 MHz
SENSOR FAN BATTERY Tx 3VIA 4VIA
HALL SENSOR
AC-IN
CNVI Rx 2VIA
BOM:xxx SHEET 58
2.5"~8"
2.5"~9"
SHEET 57
32.768KHz

480 Mbps
SHEET 2 SHEET 39 SHEET 50 NGFF E Key REALTEK
NP50 LED BOARD

10 Gbps
USB3.1 GEN2
USB2.0
M.2 WLAN+BT 25
RTL8411B MHz
SHEET 57 USB2.0 USB2.0 PORT14 LAN CARD READER
BOM:xxx SATA I/II/III 6.0Gb/s 2 vias 3"~7.5"
PCIE PORT 14 PCIE PORT 15
SHEET 34 SHEET 36
3VIA
3" ~ 12" 3VIA
5" SATA
NGFF M Key
3VIA 2VIA PCIE 4X SSD RJ-45 6IN1
3" ~ 12"
(Optional charger)
3"~7" PCIE SHEET 36 SOCKET
PORT SHEET 36
A 9,10,11,12 A
SATA HDD CCD +D-Mic USB2.0 PORT1 USB2.0 PORT3 SHEET 34
SATA III PORT4 USB2.0 PORT8 (USB3.1 PORT2) (USB3.1 PORT3,4)
SHEET 35 SHEET 35

SHEET 37 SHEET 38 TYPE-A


ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
TYPE-C Title
USB3.1 GEN2 USB3.1 GEN2 [01]BLOCK DIAGRAM
Size Document Number Rev
A3 N18P 6-7P-NP504-002 002

Date: Monday, February 24, 2020 Sheet 1 of 59


5 4 3 2 1

B - 2 System Block Diagram


Schematic Diagrams

Processor 1/6
5 4 3 2 1

CPU
CPU
CPU
U16C
CPU
E25 B25 PEG_TX_0 C607 0.22u_10V_X5R_04
10 PEG_RX0 PEG_RXP_0 PEG_TXP_0 PEG_TX#_0C606 PEG_TX0 10
10 PEG_RX#0 D25 A25 0.22u_10V_X5R_04
PEG_RXN_0 PEG_TXN_0 PEG_TX#0 10
E24 B24 PEG_TX_1 C608 0.22u_10V_X5R_04
10 PEG_RX1 PEG_RXP_1 PEG_TXP_1 PEG_TX#_1C610 PEG_TX1 10
10 PEG_RX#1 F24 C24 0.22u_10V_X5R_04
PEG_RXN_1 PEG_TXN_1 PEG_TX#1 10 U16D
E23 B23 PEG_TX_2 C612 0.22u_10V_X5R_04
10 PEG_RX2 PEG_RXP_2 PEG_TXP_2 PEG_TX#_2C611 PEG_TX2 10
10 PEG_RX#2 D23 A23 0.22u_10V_X5R_04
PEG_RXN_2 PEG_TXN_2 PEG_TX#2 10
D K36 D29 D
PEG_TX_3 C614 21 DP_E0 DDI1_TXP_0 EDP_TXP_0 EDP_TXP_0 22
10 PEG_RX3 E22 B22 0.22u_10V_X5R_04 K37 E29
PEG_RXP_3 PEG_TXP_3 PEG_TX#_3C619 PEG_TX3 10 21 DP_E#0 DDI1_TXN_0 EDP_TXN_0 EDP_TXN_0 22
10 PEG_RX#3 F22 C22 0.22u_10V_X5R_04 J35 F28
PEG_RXN_3 PEG_TXN_3 PEG_TX#3 10 21 DP_E1 DDI1_TXP_1 EDP_TXP_1 EDP_TXP_1 22
J34 E28
E21 B21 PEG_TX_4 C622 0.22u_10V_X5R_04
21 DP_E#1
H37 DDI1_TXN_1 EDP_TXN_1 A29
EDP_TXN_1 22 EDP to Panel
10 PEG_RX4 PEG_RXP_4 PEG_TXP_4 PEG_TX4 10 21 DP_E2 DDI1_TXP_2 EDP_TXP_2 EDP_TXP_2 22
10 PEG_RX#4 D21
PEG_RXN_4 PEG_TXN_4
A21 PEG_TX#_4C620 0.22u_10V_X5R_04
PEG_TX#4 10 21 DP_E#2
H36
DDI1_TXN_2 EDP_TXN_2
B29
EDP_TXN_2 22 (support 4K Panel)
J37 C28
PEG_TX_5 C623 21 DP_E3 DDI1_TXP_3 EDP_TXP_3 EDP_TXP_3 22
10 PEG_RX5 E20 B20 0.22u_10V_X5R_04 J38 B28
PEG_RXP_5 PEG_TXP_5 PEG_TX#_5C625 PEG_TX5 10 21 DP_E#3 DDI1_TXN_3 EDP_TXN_3 EDP_TXN_3 22
10 PEG_RX#5 F20 C20 0.22u_10V_X5R_04
PEG_RXN_5 PEG_TXN_5 PEG_TX#5 10
D27 C26
PEG_TX_6 C628 21 DP_E_AUX DDI1_AUXP EDP_AUXP EDP_AUXP 22
E19 B19 0.22u_10V_X5R_04 E27 B26
10 PEG_RX6
D19 PEG_RXP_6 PEG_TXP_6 A19 PEG_TX#_6C626 0.22u_10V_X5R_04
PEG_TX6 10 21 DP_E_AUX# DDI1_AUXN EDP_AUXN EDP_AUXN 22 EDP
10 PEG_RX#6 PEG_RXN_6 PEG_TXN_6 PEG_TX#6 10
H34
PEG_TX_7 C631 23 HDMI_DATA0P DDI2_TXP_0
10 PEG_RX7 E18 B18 0.22u_10V_X5R_04 H33
PEG_RXP_7 PEG_TXP_7 PEG_TX#_7C637 PEG_TX7 10 23 HDMI_DATA0N DDI2_TXN_0 EDP_DISP_UTIL
10 PEG_RX#7 F18 C18 0.22u_10V_X5R_04 F37 A33
PEG_RXN_7 PEG_TXN_7 PEG_TX#7 10 23 HDMI_DATA1P DDI2_TXP_1 EDP_DISP_UTIL
G38
23 HDMI_DATA1N DDI2_TXN_1
D17 A17 CPU F34 CPU
PEG_RXP_8 PEG_TXP_8 23 HDMI_DATA2P DDI2_TXP_2 EDP_RCOMP
E17 B17 CPU F35 D37 R316 24.9_1%_04

B.Schematic Diagrams
PEG_RXN_8 PEG_TXN_8 23 HDMI_DATA2N DDI2_TXN_2 DISP_RCOMP VCCIO
CPU E37
23 HDMI_CLOCKP DDI2_TXP_3
F16 C16 CPU Width = 12mil CLOSE TO CPU
E16 PEG_RXP_9 PEG_TXP_9 B16 CPU E36 CPU
PEG_RXN_9 PEG_TXN_9 23 HDMI_CLOCKN DDI2_TXN_3
Space = 25mil
CPU lengh = 100mil(max)
D15 A15 CPU F26
E15 PEG_RXP_10 PEG_TXP_10 B15 CPU E26 DDI2_AUXP
PEG_RXN_10 PEG_TXN_10 CPU DDI2_AUXN
F14 C14 CPU C34
E14 PEG_RXP_11 PEG_TXP_11 B14 CPU D34 DDI3_TXP_0
PEG_RXN_11 PEG_TXN_11 CPU B36 DDI3_TXN_0
D13 A13 B34 DDI3_TXP_1
C E13 PEG_RXP_12 PEG_TXP_12 B13 F33 DDI3_TXN_1 C
PEG_RXN_12 PEG_TXN_12 E33 DDI3_TXP_2
F12 C12 C33 DDI3_TXN_2
E12 PEG_RXP_13 PEG_TXP_13 B12 B33 DDI3_TXP_3
PEG_RXN_13 PEG_TXN_13 DDI3_TXN_3 G27

Sheet 2 of 59
PROC_AUDIO_CLK AUD_AZACPU_SCLK 27
D11 A11 A27 G25 AUD_AZACPU_SDO_R 27
E11 PEG_RXP_14 PEG_TXP_14 B11 B27 DDI3_AUXP PROC_AUDIO_SDI G29 PROC_AUDIO_SDO R318 20_1%_04
PEG_RXN_14 PEG_TXN_14 DDI3_AUXN PROC_AUDIO_SDO AUD_AZACPU_SDI 27
4 of 13
F10 C10 CPU CLOSE TO CPU

Processor 1/6
E10 PEG_RXP_15 PEG_TXP_15 B10
PEG_RXN_15 PEG_TXN_15 CML_H_IP_EXT/BGA

Vinafix.com
R68 CPU
PEG_COMP G2
VCCIO PEG_RCOMP
24.9_1%_04
CPU

D8 B8
25 DMI_IT_MR_0_DP DMI_RXP_0 DMI_TXP_0 DMI_MT_IR_0_DP 25
E8 A8
25 DMI_IT_MR_0_DN DMI_RXN_0 DMI_TXN_0 DMI_MT_IR_0_DN 25
E6 C6
25 DMI_IT_MR_1_DP DMI_RXP_1 DMI_TXP_1 DMI_MT_IR_1_DP 25
F6 B6
25 DMI_IT_MR_1_DN DMI_RXN_1 DMI_TXN_1 DMI_MT_IR_1_DN 25
D5 B5
25 DMI_IT_MR_2_DP DMI_RXP_2 DMI_TXP_2 DMI_MT_IR_2_DP 25
E5 A5
25 DMI_IT_MR_2_DN DMI_RXN_2 DMI_TXN_2 DMI_MT_IR_2_DN 25
J8 D4
25 DMI_IT_MR_3_DP DMI_RXP_3 DMI_TXP_3 DMI_MT_IR_3_DP 25
J9 B4
25 DMI_IT_MR_3_DN DMI_RXN_3 DMI_TXN_3 DMI_MT_IR_3_DN 25
B B
CML_H_IP_EXT/BGA
3 OF 13
CPU

3.3V
Rubband
PLACE NEAR CPU CPU HOLD 2019/12/23
2

RT1 H15 H12 H16


EW TF02-104F4F-N H5_5B5_0D3_7 H5_5B5_0D3_7 H5_5B5_0D3_7
CPU
1

THERM_VOLT 39

R304 CPU CPU CPU


20K_1%_04
CPU

A A

6-36-00180-250
17,21,22,33,34,35,37,41,42,44,45,48,51,52,53
6,42
3.3V
VCCIO ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[02] Processor 1/6-DMI/PEG/DISPLAY
Size Document Number Rev
A3 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 2 of 59


5 4 3 2 1

Processor 1/6 B - 3
Schematic Diagrams

Processor 2/6
5 4 3 2 1

8 M_A_DQ[63:0] 9 M_B_DQ[63:0] U16B


U16A
M_A_DQ0 BR6 AG1 M_B_DQ0 BT11 AM9
M_A_DQ1 DDR0_DQ_0/DDR0_DQ_0 DDR0_CKP_0/DDR0_CKP_0 M_A_CLK_DDR0 8 M_B_DQ1 BR11 DDR1_DQ_0/DDR0_DQ_16 DDR1_CKP_0/DDR1_CKP_0 M_B_CLK_DDR0 9
BT6 AG2 AN9
M_A_DQ2 DDR0_DQ_1/DDR0_DQ_1 DDR0_CKN_0/DDR0_CKN_0 M_A_CLK_DDR#0 8 M_B_DQ2 DDR1_DQ_1/DDR0_DQ_17 DDR1_CKN_0/DDR1_CKN_0 M_B_CLK_DDR#0 9
BP3 AK2 BT9 AM7
M_A_DQ3 DDR0_DQ_2/DDR0_DQ_2 DDR0_CKP_1/DDR0_CKP_1 M_A_CLK_DDR1 8 M_B_DQ3 BR8 DDR1_DQ_2/DDR0_DQ_18 DDR1_CKP_1/DDR1_CKP_1 M_B_CLK_DDR1 9
BR3 AK1 AM8
M_A_DQ4 DDR0_DQ_3/DDR0_DQ_3 DDR0_CKN_1/DDR0_CKN_1 M_A_CLK_DDR#1 8 M_B_DQ4 BP11 DDR1_DQ_3/DDR0_DQ_19 DDR1_CKN_1/DDR1_CKN_1 M_B_CLK_DDR#1 9
D BN5 AL3 AM11 D
M_A_DQ5 BP6 DDR0_DQ_4/DDR0_DQ_4 NC/DDR0_CKP_2 AK3 M_B_DQ5 BN11 DDR1_DQ_4/DDR0_DQ_20 NC/DDR1_CKP_2 AM10
M_A_DQ6 BP2 DDR0_DQ_5/DDR0_DQ_5 NC/DDR0_CKN_2 AL2 M_B_DQ6 BP8 DDR1_DQ_5/DDR0_DQ_21 NC/DDR1_CKN_2 AJ10
M_A_DQ7 BN3 DDR0_DQ_6/DDR0_DQ_6 NC/DDR0_CKP_3 AL1 M_B_DQ7 BN8 DDR1_DQ_6/DDR0_DQ_22 NC/DDR1_CKP_3 AJ11
M_A_DQ8 BL4 DDR0_DQ_7/DDR0_DQ_7 NC/DDR0_CKN_3 M_B_DQ8 BL12 DDR1_DQ_7/DDR0_DQ_23 NC/DDR1_CKN_3
M_A_DQ9 BL5 DDR0_DQ_8/DDR0_DQ_8 AT1 M_B_DQ9 BL11 DDR1_DQ_8/DDR0_DQ_24 AT8
M_A_DQ10 DDR0_DQ_9/DDR0_DQ_9 DDR0_CKE_0/DDR0_CKE_0 M_A_CKE0 8 M_B_DQ10 BL8 DDR1_DQ_9/DDR0_DQ_25 DDR1_CKE_0/DDR1_CKE_0 M_B_CKE0 9
BL2 AT2 AT10
M_A_DQ11 DDR0_DQ_10/DDR0_DQ_10 DDR0_CKE_1/DDR0_CKE_1 M_A_CKE1 8 M_B_DQ11 BJ8 DDR1_DQ_10/DDR0_DQ_26 DDR1_CKE_1/DDR1_CKE_1 M_B_CKE1 9
BM1 AT3 AT7
M_A_DQ12 BK4 DDR0_DQ_11/DDR0_DQ_11 DDR0_CKE_2/DDR0_CKE_2 AT5 M_B_DQ12 BJ11 DDR1_DQ_11/DDR0_DQ_27 DDR1_CKE_2/DDR1_CKE_2 AT11
M_A_DQ13 BK5 DDR0_DQ_12/DDR0_DQ_12 DDR0_CKE_3/DDR0_CKE_3 M_B_DQ13 BJ10 DDR1_DQ_12/DDR0_DQ_28 DDR1_CKE_3/DDR1_CKE_3
M_A_DQ14 BK1 DDR0_DQ_13/DDR0_DQ_13 AD5 M_B_DQ14 BL7 DDR1_DQ_13/DDR0_DQ_29 AF11
M_A_DQ15 DDR0_DQ_14/DDR0_DQ_14 DDR0_CS#_0/DDR0_CS#_0 M_A_CS#0 8 M_B_DQ15 BJ7 DDR1_DQ_14/DDR0_DQ_30 DDR1_CS#_0/DDR1_CS#_0 M_B_CS#0 9
BK2 AE2 AE7
M_A_DQ16 DDR0_DQ_15/DDR0_DQ_15 DDR0_CS#_1/DDR0_CS#_1 M_A_CS#1 8 M_B_DQ16 BG11 DDR1_DQ_15/DDR0_DQ_31 DDR1_CS#_1/DDR1_CS#_1 M_B_CS#1 9
BG4 AD2 AF10
M_A_DQ17 BG5 DDR0_DQ_16/DDR0_DQ_32 NC/DDR0_CS#_2 AE5 M_B_DQ17 BG10 DDR1_DQ_16/DDR0_DQ_48 NC/DDR1_CS#_2 AE10
M_A_DQ18 BF4 DDR0_DQ_17/DDR0_DQ_33 NC/DDR0_CS#_3 M_B_DQ18 BG8 DDR1_DQ_17/DDR0_DQ_49 NC/DDR1_CS#_3
M_A_DQ19 BF5 DDR0_DQ_18/DDR0_DQ_34 AD3 M_B_DQ19 BF8 DDR1_DQ_18/DDR0_DQ_50 AF7
M_A_DQ20 DDR0_DQ_19/DDR0_DQ_35 DDR0_ODT_0/DDR0_ODT_0 M_A_ODT0 8 M_B_DQ20 BF11 DDR1_DQ_19/DDR0_DQ_51 DDR1_ODT_0/DDR1_ODT_0 M_B_ODT0 9
B.Schematic Diagrams

BG2 AE4 AE8


M_A_DQ21 DDR0_DQ_20/DDR0_DQ_36 NC/DDR0_ODT_1 M_A_ODT1 8 M_B_DQ21 BF10 DDR1_DQ_20/DDR0_DQ_52 NC/DDR1_ODT_1 M_B_ODT1 9
BG1 AE1 AE9
M_A_DQ22 BF1 DDR0_DQ_21/DDR0_DQ_37 NC/DDR0_ODT_2 AD4 M_B_DQ22 BG7 DDR1_DQ_21/DDR0_DQ_53 NC/DDR1_ODT_2 AE11
M_A_DQ23 BF2 DDR0_DQ_22/DDR0_DQ_38 NC/DDR0_ODT_3 M_B_DQ23 BF7 DDR1_DQ_22/DDR0_DQ_54 NC/DDR1_ODT_3
M_A_DQ24 BD2 DDR0_DQ_23/DDR0_DQ_39 AH5 M_B_DQ24 BB11 DDR1_DQ_23/DDR0_DQ_55 AH10
M_A_DQ25 DDR0_DQ_24/DDR0_DQ_40 DDR0_CAB_4/DDR0_BA_0 M_A_BA0 8 M_B_DQ25 BC11 DDR1_DQ_24/DDR0_DQ_56 DDR1_CAB_3/DDR1_MA_16 M_B_RAS# 9
BD1 AH1 AH11
M_A_DQ26 DDR0_DQ_25/DDR0_DQ_41 DDR0_CAB_6/DDR0_BA_1 M_A_BA1 8 M_B_DQ26 BB8 DDR1_DQ_25/DDR0_DQ_57 DDR1_CAB_2/DDR1_MA_14 M_B_W E# 9
BC4 AU1 AF8
M_A_DQ27 DDR0_DQ_26/DDR0_DQ_42 DDR0_CAA_5/DDR0_BG_0 M_A_BG0 8 M_B_DQ27 BC8 DDR1_DQ_26/DDR0_DQ_58 DDR1_CAB_1/DDR1_MA_15 M_B_CAS# 9
BC5
M_A_DQ28 BD5 DDR0_DQ_27/DDR0_DQ_43 AH4 M_B_DQ28 BC10 DDR1_DQ_27/DDR0_DQ_59 AH8

Sheet 3 of 59 M_A_DQ29 DDR0_DQ_28/DDR0_DQ_44 DDR0_CAB_3/DDR0_MA_16 M_A_RAS# 8 M_B_DQ29 BB10 DDR1_DQ_28/DDR0_DQ_60 DDR1_CAB_4/DDR1_BA_0 M_B_BA0 9
BD4 AG4 AH9
M_A_DQ30 DDR0_DQ_29/DDR0_DQ_45 DDR0_CAB_2/DDR0_MA_14 M_A_W E# 8 M_B_DQ30 BC7 DDR1_DQ_29/DDR0_DQ_61 DDR1_CAB_6/DDR1_BA_1 M_B_BA1 9
BC1 AD1 AR9
M_A_DQ31 DDR0_DQ_30/DDR0_DQ_46 DDR0_CAB_1/DDR0_MA_15 M_A_CAS# 8 M_B_DQ31 BB7 DDR1_DQ_30/DDR0_DQ_62 DDR1_CAA_5/DDR1_BG_0 M_B_BG0 9
BC2
M_A_DQ32 DDR0_DQ_31/DDR0_DQ_47 M_B_DQ32 AA11 DDR1_DQ_31/DDR0_DQ_63

Processor 2/6
AB1 AH3 AJ9
M_A_DQ33 DDR0_DQ_32/DDR1_DQ_0 DDR0_CAB_9/DDR0_MA_0 M_A_A0 8 M_B_DQ33 AA10 DDR1_DQ_32/DDR1_DQ_16 DDR1_CAB_9/DDR1_MA_0 M_B_A0 9
C AB2 AP4 AK6 C
M_A_DQ34 DDR0_DQ_33/DDR1_DQ_1 DDR0_CAB_8/DDR0_MA_1 M_A_A1 8 M_B_DQ34 AC11 DDR1_DQ_33/DDR1_DQ_17 DDR1_CAB_8/DDR1_MA_1 M_B_A1 9
AA4 AN4 AK5
M_A_DQ35 DDR0_DQ_34/DDR1_DQ_2 DDR0_CAB_5/DDR0_MA_2 M_A_A2 8 M_B_DQ35 AC10 DDR1_DQ_34/DDR1_DQ_18 DDR1_CAB_5/DDR1_MA_2 M_B_A2 9
AA5 AP5 AL5
M_A_DQ36 DDR0_DQ_35/DDR1_DQ_3 NC/DDR0_MA_3 M_A_A3 8 M_B_DQ36 AA7 DDR1_DQ_35/DDR1_DQ_19 NC/DDR1_MA_3 M_B_A3 9
AB5 AP2 AL6
M_A_DQ37 DDR0_DQ_36/DDR1_DQ_4 NC/DDR0_MA_4 M_A_A4 8 M_B_DQ37 AA8 DDR1_DQ_36/DDR1_DQ_20 NC/DDR1_MA_4 M_B_A4 9
AB4 AP1 AM6
M_A_DQ38 DDR0_DQ_37/DDR1_DQ_5 DDR0_CAA_0/DDR0_MA_5 M_A_A5 8 M_B_DQ38 AC8 DDR1_DQ_37/DDR1_DQ_21 DDR1_CAA_0/DDR1_MA_5 M_B_A5 9
AA2 AP3 AN7
M_A_DQ39 DDR0_DQ_38/DDR1_DQ_6 DDR0_CAA_2/DDR0_MA_6 M_A_A6 8 M_B_DQ39 AC7 DDR1_DQ_38/DDR1_DQ_22 DDR1_CAA_2/DDR1_MA_6 M_B_A6 9
AA1 AN1 AN10
M_A_DQ40 DDR0_DQ_39/DDR1_DQ_7 DDR0_CAA_4/DDR0_MA_7 M_A_A7 8 DDR1_DQ_39/DDR1_DQ_23 DDR1_CAA_4/DDR1_MA_7 M_B_A7 9
V5 AN3
M_A_DQ41 DDR0_DQ_40/DDR1_DQ_8 DDR0_CAA_3/DDR0_MA_8 M_A_A8 8 M_B_DQ40
V2 AT4 W8 AN8
M_A_DQ42 DDR0_DQ_41/DDR1_DQ_9 DDR0_CAA_1/DDR0_MA_9 M_A_A9 8 M_B_DQ41 DDR1_DQ_40/DDR1_DQ_24 DDR1_CAA_3/DDR1_MA_8 M_B_A8 9
U1 AH2 W7 AR11

Vinafix.com
M_A_DQ43 DDR0_DQ_42/DDR1_DQ_10 DDR0_CAB_7/DDR0_MA_10 M_A_A10 8 M_B_DQ42 DDR1_DQ_41/DDR1_DQ_25 DDR1_CAA_1/DDR1_MA_9 M_B_A9 9
U2 AN2 V10 AH7
M_A_DQ44 DDR0_DQ_43/DDR1_DQ_11 DDR0_CAA_7/DDR0_MA_11 M_A_A11 8 M_B_DQ43 DDR1_DQ_42/DDR1_DQ_26 DDR1_CAB_7/DDR1_MA_10 M_B_A10 9
V1 AU4 V11 AN11
M_A_DQ45 DDR0_DQ_44/DDR1_DQ_12 DDR0_CAA_6/DDR0_MA_12 M_A_A12 8 M_B_DQ44 DDR1_DQ_43/DDR1_DQ_27 DDR1_CAA_7/DDR1_MA_11 M_B_A11 9
V4 AE3 W11 AR10
M_A_DQ46 DDR0_DQ_45/DDR1_DQ_13 DDR0_CAB_0/DDR0_MA_13 M_A_A13 8 M_B_DQ45 DDR1_DQ_44/DDR1_DQ_28 DDR1_CAA_6/DDR1_MA_12 M_B_A12 9
U5 AU2 W10 AF9
M_A_DQ47 DDR0_DQ_46/DDR1_DQ_14 DDR0_CAA_9/DDR0_BG_1 M_A_BG1 8 M_B_DQ46 DDR1_DQ_45/DDR1_DQ_29 DDR1_CAB_0/DDR1_MA_13 M_B_A13 9
U4 AU3 V7 AR7
M_A_DQ48 DDR0_DQ_47/DDR1_DQ_15 DDR0_CAA_8/DDR0_ACT# M_A_ACT# 8 M_B_DQ47 DDR1_DQ_46/DDR1_DQ_30 DDR1_CAA_9/DDR1_BG_1 M_B_BG1 9
R2 V8 AT9
M_A_DQ49 DDR0_DQ_48/DDR1_DQ_32 M_B_DQ48 DDR1_DQ_47/DDR1_DQ_31 DDR1_CAA_8/DDR1_ACT# M_B_ACT# 9
P5 AG3 R11
M_A_DQ50 DDR0_DQ_49/DDR1_DQ_33 NC/DDR0_PAR DDR0_A_PARITY 8 M_B_DQ49 DDR1_DQ_48/DDR1_DQ_48
R4 AU5 P11 AJ7
M_A_DQ51 DDR0_DQ_50/DDR1_DQ_34 NC/DDR0_ALERT# DDR0_A_ALERT# 8 M_B_DQ50 DDR1_DQ_49/DDR1_DQ_49 NC/DDR1_PAR DDR1_B_PARITY 9
P4 P7 AR8
M_A_DQ52 DDR0_DQ_51/DDR1_DQ_35 M_B_DQ51 DDR1_DQ_50/DDR1_DQ_50 NC/DDR1_ALERT# DDR1_B_ALERT# 9
R5 R8
M_A_DQ53 DDR0_DQ_52/DDR1_DQ_36 M_A_DQS#[3:0] 8 DDR1_DQ_51/DDR1_DQ_51
P2 BR5 M_A_DQS#0 M_B_DQ52 R10
M_A_DQ54 DDR0_DQ_53/DDR1_DQ_37DDR0_DQSN_0/DDR0_DQSN_0 DDR1_DQ_52/DDR1_DQ_52 M_B_DQS#[3:0] 9
R1 BL3 M_A_DQS#1 M_B_DQ53 P10 BN9 M_B_DQS#0
M_A_DQ55 P1 DDR0_DQ_54/DDR1_DQ_38DDR0_DQSN_1/DDR0_DQSN_1 BG3 M_A_DQS#2 M_B_DQ54 R7 DDR1_DQ_53/DDR1_DQ_53DDR1_DQSN_0/DDR0_DQSN_2 BL9 M_B_DQS#1
M_A_DQ56 M4 DDR0_DQ_55/DDR1_DQ_39DDR0_DQSN_2/DDR0_DQSN_4 BD3 M_A_DQS#3 M_B_DQ55 P8 DDR1_DQ_54/DDR1_DQ_54DDR1_DQSN_1/DDR0_DQSN_3 BG9 M_B_DQS#2
M_A_DQ57 DDR0_DQ_56/DDR1_DQ_40DDR0_DQSN_3/DDR0_DQSN_5 M_A_DQS#[7:4] 8 DDR1_DQ_55/DDR1_DQ_55DDR1_DQSN_2/DDR0_DQSN_6
M1 AA3 M_A_DQS#4 M_B_DQ56 L11 BC9 M_B_DQS#3
M_A_DQ58 DDR0_DQ_57/DDR1_DQ_41DDR0_DQSN_4/DDR1_DQSN_0 DDR1_DQ_56/DDR1_DQ_56DDR1_DQSN_3/DDR0_DQSN_7 M_B_DQS#[7:4] 9
L4 U3 M_A_DQS#5 M_B_DQ57 M11 AC9 M_B_DQS#4
M_A_DQ59 L2 DDR0_DQ_58/DDR1_DQ_42DDR0_DQSN_5/DDR1_DQSN_1 P3 M_A_DQS#6 M_B_DQ58 L7 DDR1_DQ_57/DDR1_DQ_57DDR1_DQSN_4/DDR1_DQSN_2 W9 M_B_DQS#5
M_A_DQ60 M5 DDR0_DQ_59/DDR1_DQ_43DDR0_DQSN_6/DDR1_DQSN_4 L3 M_A_DQS#7 M_B_DQ59 M8 DDR1_DQ_58/DDR1_DQ_58DDR1_DQSN_5/DDR1_DQSN_3 R9 M_B_DQS#6
M_A_DQ61 M2 DDR0_DQ_60/DDR1_DQ_44DDR0_DQSN_7/DDR1_DQSN_5 M_B_DQ60 L10 DDR1_DQ_59/DDR1_DQ_59DDR1_DQSN_6/DDR1_DQSN_6 M9 M_B_DQS#7
B M_A_DQ62 DDR0_DQ_61/DDR1_DQ_45 M_A_DQS[3:0] 8 DDR1_DQ_60/DDR1_DQ_60DDR1_DQSN_7/DDR1_DQSN_7 B
L5 BP5 M_A_DQS0 M_B_DQ61 M10
M_A_DQ63 DDR0_DQ_62/DDR1_DQ_46DDR0_DQSP_0/DDR0_DQSP_0 DDR1_DQ_61/DDR1_DQ_61 M_B_DQS[3:0] 9
L1 BK3 M_A_DQS1 M_B_DQ62 M7 BP9 M_B_DQS0
DDR0_DQ_63/DDR1_DQ_47DDR0_DQSP_1/DDR0_DQSP_1 BF3 M_A_DQS2 M_B_DQ63 L8 DDR1_DQ_62/DDR1_DQ_62DDR1_DQSP_0/DDR0_DQSP_2 BJ9 M_B_DQS1
BA2 DDR0_DQSP_2/DDR0_DQSP_4 BC3 M_A_DQS3 DDR1_DQ_63/DDR1_DQ_63DDR1_DQSP_1/DDR0_DQSP_3 BF9 M_B_DQS2
NC/DDR0_ECC_0 DDR0_DQSP_3/DDR0_DQSP_5 M_A_DQS[7:4] 8 DDR1_DQSP_2/DDR0_DQSP_6
BA1 AB3 M_A_DQS4 AW11 BB9 M_B_DQS3
NC/DDR0_ECC_1 DDR0_DQSP_4/DDR1_DQSP_0 NC/DDR1_ECC_0 DDR1_DQSP_3/DDR0_DQSP_7 M_B_DQS[7:4] 9
AY4 V3 M_A_DQS5 AY11 AA9 M_B_DQS4
AY5 NC/DDR0_ECC_2 DDR0_DQSP_5/DDR1_DQSP_1 R3 M_A_DQS6 AY8 NC/DDR1_ECC_1 DDR1_DQSP_4/DDR1_DQSP_2 V9 M_B_DQS5
BA5 NC/DDR0_ECC_3 DDR0_DQSP_6/DDR1_DQSP_4 M3 M_A_DQS7 AW8 NC/DDR1_ECC_2 DDR1_DQSP_5/DDR1_DQSP_3 P9 M_B_DQS6
BA4 NC/DDR0_ECC_4 DDR0_DQSP_7/DDR1_DQSP_5 AY10 NC/DDR1_ECC_3 DDR1_DQSP_6/DDR1_DQSP_6 L9 M_B_DQS7
AY1 NC/DDR0_ECC_5 AY3 AW10 NC/DDR1_ECC_4 DDR1_DQSP_7/DDR1_DQSP_7
AY2 NC/DDR0_ECC_6 DDR0_DQSP_8/DDR0_DQSP_8 BA3 AY7 NC/DDR1_ECC_5 AW9
1 OF 13
NC/DDR0_ECC_7 DDR0_DQSN_8/DDR0_DQSN_8 AW7 NC/DDR1_ECC_6 DDR1_DQSP_8/DDR1_DQSP_8 AY9
NC/DDR1_ECC_7 DDR1_DQSN_8/DDR1_DQSN_8
CML_H_IP_EXT/BGA DDR CHANNEL A

CPU
CLOSE TO CPU
R426 121_1%_04 DDR_RCOMP0 G1 BN13
DDR_RCOMP1 H1 DDR_RCOMP_0 DDR_VREF_CA DIMM_CA_CPU_VREF_A 8
R427 75_1%_04 BP13 DIMM_DQ_CPU_VREF_A
R428 100_1%_04 DDR_RCOMP2 J2 DDR_RCOMP_1 DDR0_VREF_DQ BR13
2 OF 13 DIMM_DQ_CPU_VREF_B 9
DDR_RCOMP_2 DDR1_VREF_DQ
CPU
CPU DDR CHANNEL B
CPU CML_H_IP_EXT/BGA CPU
CPU

A A

Vinafix.com ᙔ Ϻ ႝ တ DMFWP DP/


Title
[03] Processor 2/6-DDR4
Size Document Number Rev
A3 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 3 of 59


5 4 3 2 1

B - 4 Processor 2/6
Schematic Diagrams

Processor 3/6
5 4 3 2 1

Configuration Signals: The CFG signals have a


NEAR CPU default value of '1' if not terminated on the board.
Refer to the appropriate platform design guide for
1.05V_VCCST pull-down recommendations when a logic low is
desired.
U16E Ʉ CFG[0]: Stall reset sequence after PCU PLL
lock until de-asserted:
— 1 = (Default) Normal Operation; No
stall.
R34 R33 29 PCH_CPU_BCLK_R_DP B31 BN25 CFG0 T4 CPU
A32 BCLKP CFG_0 BN27 CFG_1 CPU
— 0 = Stall.
100_04 56.2_1%_04 29 PCH_CPU_BCLK_R_DN BCLKN CFG_1 T3 Ʉ CFG[1]: Reserved configuration lane.
BN26 CPU
CPU CPU D35 CFG_2 BN28 CFG3 CPU Ʉ CFG[2]: PCI Express* Static x16 Lane
29 PCH_CPU_PCIBCLK_R_DP PCI_BCLKP CFG_3 T2
D C36 BR20 CFG4 R354 1K_04 CPU Numbering Reversal. D
29 PCH_CPU_PCIBCLK_R_DN PCI_BCLKN CFG_4 BM20 R48 *1K_04 — 1 = Normal operation
46 H_CPU_SVIDDAT CFG_5
46 H_CPU_SVIDALRT# 29 CPU_24MHZ_R_DP E31 BT20 R349 *1K_04 — 0 = Lane numbers reversed.
CLK24P CFG_6
46 H_CPU_SVIDCLK 29 CPU_24MHZ_R_DN D31
CLK24N CFG_7
BP20 CFG7 T7 CPU Ʉ CFG[3]: Reserved configuration lane.
CFG_8
BR23 CFG8 T57 CPU Ʉ CFG[4]: eDP enable:
R35 BR22 CFG9 R346 *1K_04 — 1 = Disabled.
CFG_9 BT23 CPU
220_04 CFG_10 — 0 = Enabled.
BT22 CFG11 CPU
CFG_11 T58 Ʉ CFG[6:5]: PCI Express* Bifurcation
CPU BM19
CFG_12 BR19 — 00 = 1 x8, 2 x4 PCI Express*
CPU
CFG_13 BP19 CFG14 — 01 = reserved
CFG_14 T61 — 10 = 2 x8 PCI Express*
VIDALERT# BH31 BT19 CFG15 T62
BH32 VIDALERT# CFG_15 — 11 = 1 x16 PCI Express*
CPU
BH29 VIDSCK BN23 Ʉ CFG[7]: PEG Training:
CPU
H_PROCHOT# R332 499_1%_04 PROCHOT# BR30 VIDSOUT CFG_17 BP23 — 1 = (default) PEG Train immediately
46 H_PROCHOT# PROCHOT# CFG_16 BP22 following RESET# de assertion.
BT13 CFG_19 BN22
44 DDR_VTT_PG_CTRL CPU — 0 = PEG Wait for BIOS for training.
DDR_VTT_CNTL CFG_18
Ʉ CFG[19:8]: Reserved configuration lanes.

B.Schematic Diagrams
Rubband
BR27
2019/12/17 BPM#_0 BT27
CPU BPM#_1 BM31
VCCST_PW RGD R326 60.4_1%_04 VCCST_PW RGD_CPU H13 BPM#_2 BT30
R681 10K_04 CPU VCCST_PWRGD BPM#_3
R319 20_1%_04 27 H_PW RGD BT31
26 H_PM_DOW N PROCPWRGD H_TDO
26 PLTRST_CPU_N BP35 BT28 H_TDO 27 CPU
TO PCH-H R322 *12.1_1%_04 BM34 RESET# PROC_TDO BL32 H_TDI CPU 1.05DX_VCCSTG
26 PCH_PECI CPU 26 H_PM_SYNC H_TDI 27
PM_DOW N BP31 PM_SYNC PROC_TDI BP28 H_TMS
TO EC PM_DOWN PROC_TMS H_TCK H_TMS 27 H_TMS
R325 *0402_short PECI BT34 BR28 H_TCK 27 R347 51_04
39 H_PECI PECI PROC_TCK H_TDI

Sheet 4 of 59
C
26 PCH_THERMTRIP# J31 R37 51_04 C
THERMTRIP# BP30 H_TRST# H_TDO R333 100_04
CPU H_TRST# 32
CPU H_SKTOCC_N BR33 PROC_TRST# BL30 H_PREQ#
28,32 H_SKTOCC_N H_PREQ# 32 CPU
BN1 SKTOCC# PROC_PREQ# BP27 H_PRDY# H_TCK R341 51_04
PROC_SELECT# PROC_PRDY# H_PRDY# 32

Processor 3/6
C167
*0.1u_10V_X7R_04 BM30
CPU CATERR# BT25 CFG_RCOMP CPU
AT13 CFG_RCOMP
AW13 ZVM# 3.3VA
MSM# R43

Vinafix.com
AU13
AY13 RSVD1 49.9_1%_04 H_SKTOCC_N R329 100K_04
RSVD2 CPU
5 OF 13 CPU

CML_H_IP_EXT/BGA

PCI EXPRESS STATIC LANE REVERSAL FOR ALL PEG PORTS


1.05V_VCCST CPU
1: (DEFAULT)NORMAL OPERATION;
VCCST_PWRGD VDD3
R323 CFG2
LANE# DEFINITION MATCHES
SOCKET PIN MAP DEFINITION
0: LANE REVERSAL
1K_04
CPU
B R324 VCCST_PW RGD B

100K_04 DISPLAY PORT PRESENCE STRAP


6

SYS_PW RGD# 2 G C609 1: DISABLED;


CPU S Q29A *0.1u_10V_X7R_04 NO PHYSICAL DISPLAY PORT ATTACHED
1
3

D MTDK3S6R CPU TO EMBEDDED DISPLAY PORT


CPU
22,25,39,46 ALL_SYS_PW RGD
R336 0_04 5 G
S Q29B
CFG4 0: ENABLED;
AN EXTERNAL DISPLAY PORT DEVICE
4

CPU MTDK3S6R IS CONNECTED TO THE EMBEDDED


C613 CPU
DISPLAY PORT
*0.1u_10V_X7R_04
CPU
PCIE PORT BIFURCATION STRAPS

11: (Default) x16 - Device 1 functions 1 and 2 disabled


10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
1.05DX_VCCSTG CFG[6:5] 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
H_PROCHOT# R343 1K_04

CPU DEFENSIVE PULL DOWN SITE


D

Q32
C617
G 1: (Default) PEG Train immediately following xxRESETB de assertion
A
39 H_PROCHOT_EC
2SK3018S3 47p_25V_NPO_02 CFG7 0: PEG Wait for BIOS for training A
S

CPU CPU
R348
100K_04
CPU
CAD Note: Capacitor need to be placed
close to buffer output pin 24,25,27,30,32,33,34,36,38,39,40,41,42,43,46,47,49,50,51,52,53,54,55 VDD3 ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
6,26,42,46 1.05V_VCCST Title
24,25,26,27,30,32,38,42,47
6,47
3.3VA
1.05DX_VCCSTG
[04]Processor 3/6-CLK/JTAG/MISC
Size Document Number Rev
A3 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 4 of 59


5 4 3 2 1

Processor 3/6 B - 5
Schematic Diagrams

Processor 4/6
5 4 3 2 1

VCORE 10uF x 9
VCORE 1uF x 9
VCORE 47uF x 10 VCORE VCORE
D
VCORE 220uF x 1 128AU16I 128A VCORE
U16J
VCORE
D

AA13 AH13
AA31 VCC1 VCC64 AH14 128A 128A
VCORE AA32 VCC2 VCC65 AH29 K14 W35
AA33 VCC3 VCC66 AH30 L13 VCC1 VCC64 W36
AA34 VCC4 VCC67 AH31 L14 VCC2 VCC65 W37
AA35 VCC5 VCC68 AH32 N13 VCC3 VCC66 W38
C266 C295 C267 C278 C276 C291 C255 C235 C304 VCC6 VCC69 VCC4 VCC67
AA36 AJ14 N14 Y29
AA37 VCC7 VCC70 AJ29 N30 VCC5 VCC68 Y30

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06
10u_4V_X6S_06
AA38 VCC8 VCC71 AJ30 N31 VCC6 VCC69 Y31
AB29 VCC9 VCC72 AJ31 N32 VCC7 VCC70 Y32
AB30 VCC10 VCC73 AJ32 N35 VCC8 VCC71 Y33
AB31 VCC11 VCC74 AJ33 N36 VCC9 VCC72 Y34
AB32 VCC12 VCC75 AJ34 N37 VCC10 VCC73 Y35
AB35 VCC13 VCC76 AJ35 N38 VCC11 VCC74 Y36
CPU CPU CPU CPU CPU CPU CPU CPU CPU AB36 VCC14 VCC77 AJ36 P13 VCC12 VCC75
B.Schematic Diagrams

AB37 VCC15 VCC78 AK31 P14 VCC13


AB38 VCC16 VCC79 AK32 P29 VCC14
VCC17 VCC80 VCC15
枸䔁 AC13
AC14 VCC18 VCC81
AK33
AK34
P30
P31 VCC16
AC29 VCC19 VCC82 AK35 P32 VCC17
C271 C261 C232 C248 VCC20 VCC83 VCC18
AC30 AK36 P33
AC31 VCC21 VCC84 AK37 P34 VCC19

*10u_4V_X6S_06

*10u_4V_X6S_06

*10u_4V_X6S_06

*10u_4V_X6S_06
AC32 VCC22 VCC85 AK38 P35 VCC20

Sheet 5 of 59
AC33 VCC23 VCC86 AL13 P36 VCC21
AC34 VCC24 VCC87 AL29 R13 VCC22
AC35 VCC25 VCC88 AL30 R31 VCC23
AC36 VCC26 VCC89 AL31 R32 VCC24

Processor 4/6
C AD13 VCC27 VCC90 AL32 R33 VCC25 C
AD14 VCC28 VCC91 AL35 R34 VCC26
CPU CPU CPU CPU VCC29 VCC92 VCC27
AD31 AL36 R35
AD32 VCC30 VCC93 AL37 R36 VCC28
VCORE AD33 VCC31 VCC94 AL38 R37 VCC29
AD34 VCC32 VCC95 AM13 R38 VCC30
AD35 VCC33 VCC96 AM14 T29 VCC31
AD36 VCC34 VCC97 AM29 T30 VCC32
C192 C163 C193 C323 C194 C149 C171 C215 C326 VCC35 VCC98 VCC33
AD37 AM30 T31
AD38 VCC36 VCC99 AM31 T32 VCC34
1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04
Vinafix.com
AE13 VCC37 VCC100 AM32 T35 VCC35
AE14 VCC38 VCC101 AM33 T36 VCC36
AE30 VCC39 VCC102 AM34 T37 VCC37
AE31 VCC40 VCC103 AM35 T38 VCC38
AE32 VCC41 VCC104 AM36 U29 VCC39
AE35 VCC42 VCC105 AN13 U30 VCC40
AE36 VCC43 VCC106 AN14 U31 VCC41
AE37 VCC44 VCC107 AN31 U32 VCC42
CPU CPU CPU CPU CPU CPU CPU CPU CPU AE38 VCC45 VCC108 AN32 U33 VCC43
AF29 VCC46 VCC109 AN33 U34 VCC44
VCC47 VCC110 VCC45
枸䔁 AF30
AF31 VCC48 VCC111
AN34
AN35
U35
U36 VCC46
AF32 VCC49 VCC112 AN36 V13 VCC47
C210 C212 C195 VCC50 VCC113 VCC48
AF33 AN37 V14
AF34 VCC51 VCC114 AN38 V31 VCC49
*1u_6.3V_X6S_04

*1u_6.3V_X6S_04

*1u_6.3V_X6S_04

AF35 VCC52 VCC115 AP13 V32 VCC50


AF36 VCC53 VCC116 AP30 V33 VCC51
AF37 VCC54 VCC117 AP31 V34 VCC52
AF38 VCC55 VCC118 AP32 V35 VCC53
B AG14 VCC56 VCC119 AP35 V36 VCC54 B
AG31 VCC57 VCC120 AP36 V37 VCC55
AG32 VCC58 VCC121 AP37 V38 VCC56
AG33 VCC59 VCC122 AP38 W13 VCC57
CPU CPU CPU AG34 VCC60 VCC123 K13 W14 VCC58
AG35 VCC61 VCC124 W29 VCC59
AG36 VCC62 W30 VCC60
VCORE VCC63 W31 VCC61
CPU W32 VCC62
R303 100_04 VCC63
C285 C231 C205 C319 C268 C286 VCORE
AG37 10 OF 13
VCC_SENSE VCC_VCORE_SENSE 46 CML_H_IP_EXT/BGA
AG38
47u_2.5V_X6S_08

47u_2.5V_X6S_08

47u_2.5V_X6S_08

47u_2.5V_X6S_08

47u_2.5V_X6S_08
47u_2.5V_X6S_08

VSS_SENSE VSS_VCORE_SENSE 46 CPU


9 OF 13 R309 100_04
CML_H_IP_EXT/BGA
CPU
CPU

CPU CPU CPU CPU CPU CPU

VCC_VCORE_SENSE R308 VSS_VCORE_SENSE

VCORE *49.9_1%_04
枸䔁 CPU

C318 C301 C302 C254 C592 C317 C88 C85 C84


*22u_6.3V_X6S_08

*22u_6.3V_X6S_08

*22u_6.3V_X6S_08

*22u_6.3V_X6S_08
47u_2.5V_X6S_08

47u_2.5V_X6S_08

47u_2.5V_X6S_08

47u_2.5V_X6S_08

A A
PSLB30E227M

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
CPU CPU CPU CPU CPU 45,46 VCORE
CPU CPU CPU CPU Title
[05] Processor 4/6-POWER1
Size Document Number Rev
A3 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 5 of 59


5 4 3 2 1

B - 6 Processor 4/6
Schematic Diagrams

Processor 5/6

5 4 3 2 1

PLACE CAP BACKSIDE


1.05V_VCCST 1.05V_VCCST

VCCSA VDDQ C242 C233

1u_6.3V_X5R_02

1u_6.3V_X5R_02
U16L
11.1A
D J30 3.3A
AA6
U16M D
K29 VCCSA1 VDDQ1 AE12
K30 VCCSA2 VDDQ2 AF5
K31 VCCSA3 VDDQ3 AF6
place to angle
K32 VCCSA4 VDDQ4 AG5 RSVD_TP[5] E2
K33 VCCSA5 VDDQ5 AG9 IST_TRIG E3 RSVD_TP5
K34 VCCSA6 VDDQ6 AJ12 CPU CPU RSVD_TP[4] E1 IST_TRIG
K35 VCCSA7 VDDQ7 AL11 RSVD_TP[3] D1 RSVD_TP4
L31 VCCSA8 VDDQ8 AP6 1.05DX_VCCSTG VCCSFR_OC RSVD_TP3
L32 VCCSA9 VDDQ9 AP7 RSVD_TP[1] BR1 BK28
L35 VCCSA10 VDDQ10 AR12 RSVD_TP[2] BT2 RSVD_TP1 RSVD11 BJ28
L36 VCCSA11 VDDQ11 AR6 RSVD_TP2 RSVD10
C208 C207 C329 C330 CPU
L37 VCCSA12 VDDQ12 AT12 BN35
CPU
L38 VCCSA13 VDDQ13 AW6 CPU RSVD15

*1u_6.3V_X6S_04
1u_6.3V_X5R_02

1u_6.3V_X5R_02
*1u_6.3V_X5R_02

B.Schematic Diagrams
M29 VCCSA14 VDDQ14 AY6 CPU J24
M30 VCCSA15 VDDQ15 J5 CPU H24 RSVD28
M31 VCCSA16 VDDQ16 J6 CPU BN33 RSVD27
M32 VCCSA17 VDDQ17 K12 BL34 RSVD14
M33 VCCSA18 VDDQ18 K6 RSVD13
M34 VCCSA19 VDDQ19 L12 N29
M35 VCCSA20 VDDQ20 L6 R14 RSVD30
M36 VCCSA21 VDDQ21 R6 AE29 RSVD31
VCCIO VCCSA22 VDDQ22 T6 CPU CPU CPU CPU AA14 RSVD2
VDDQ23 W6 AP29 RSVD1
VDDQ24 Y12 AP14 RSVD5
6.4A AG12 VDDQ25 VCCSFR_OC A36 RSVD4

Sheet 6 of 59
G15 VCCIO1 VSS_A36
G17 VCCIO2 A37
G19 VCCIO3 BH13 0.13A VSS_A37
C G21 VCCIO4 VCCPLL_OC1 BJ13 H23 C

Processor 5/6
VCCIO5 VCCPLL_OC2 32 PCH_2_CPU_TRIGGER PROC_TRIGOUT PROC_TRIGIN
H15 G11 R46 30.1_1%_04 J23
VCCIO6 VCCPLL_OC3 1.05DX_VCCSTG VCCFUSEPRG 32 CPU_2_PCH_TRIGGER PROC_TRIGOUT
H16
H17 VCCIO7 H30 0.06A1.05V_VCCST CPU F30
H19 VCCIO8 VCCST RSVD24
H20 VCCIO9 H29 R36 *28mil short-p
H21 VCCIO10 VCCSTG2 E30
0.02A

Vinafix.com
H26 VCCIO11 G30 NEARCPU
TO CPU PIN RSVD23
H27 VCCIO12 VCCSTG1
J15 VCCIO13 H28 0.15A B30 BL31
J16 VCCIO14 VCCPLL1 J28 C30 RSVD7 RSVD12 AJ8
VCCIO15 VCCPLL2 1.05V_VCCST Raven modfiy 0726 RSVD21 RSVD3 TP_SKL_G13
J17 G13
J19 VCCIO16 R311 100_04 RSVD25
VCCIO17 VCCSA
J20 M38 G3
VCCIO18 VCCSA_SENSE VCCSA_SENSE 46 RSVD26 TP_SKL_C38
J21 M37 CPU J3 C38
VCCIO19 VSSSA_SENSE VSSSA_SENSE 46 RSVD29 RSVD22 TP_SKL_C1
J26 R65 100_04 VCCIO C1 CPU
J27 VCCIO20 H14 VCCIO_SENSE RSVD20 BR2 TP_SKL_BR2 CPU
VCCIO21 VCCIO_SENSE VSSIO_SENSE VCCIO_SENSE 42R312 100_04
TP_SKL_BR35 RSVD17 TP_SKL_BP1
J14 CPU BR35 BP1 CPU
VSSIO_SENSE VSSIO_SENSE 42 TP_SKL_BR31 RSVD19 RSVD16 TP_SKL_B38
BR31 B38 CPU
TP_SKL_BH30 BH30 RSVD18 RSVD8 B2 TP_SKL_B2 CPU
R66 100_04
RSVD9 RSVD6 CPU
12 OF 13 CPU CPU
CML_H_IP_EXT/BGA CPU CPU
CPU 13 OF 13
CPU CPU
CML_H_IP_EXT/BGA AROUND_CPU
CPU

VDDQ 10uF x 6 VCCIO 10uF x 2 VCCSA 10uF x 4


VCCSA 22uF x 3
B B

VCCSA 1uF x 1
PLACE CAP BACKSIDE PLACE CAP IN BACK SIDE
VDDQ

VCCIO
CPU_BACK_VCCSA
枸䔁 VCCSA VCCSA VCCSA
C332 C331 C328 C335 C334 C333 C651 C650 枸䔁
枸䔁
10u_4V_X6S_06

10u_6.3V_X5R_06

10u_6.3V_X5R_04

10u_6.3V_X5R_06

10u_4V_X6S_06

10u_4V_X6S_06

*22U_6.3V_X6S_08

*22u_6.3V_X6S_08

C306 C290 C320 C144 C146 C145 C147


C98 C99 C97 C101 C100
10u_4V_X6S_06

10u_6.3V_X5R_04

*22u_6.3V_X6S_08

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06
C138 C158

22u_6.3V_X6S_08

22u_6.3V_X6S_08

22u_6.3V_X6S_08

*22u_6.3V_X6S_08

*22u_6.3V_X6S_08

1u_6.3V_X6S_04

*1u_6.3V_X5R_02
CPU CPU CPU CPU CPU CPU CPU CPU

CPU CPU CPU


CPU CPU CPU CPU CPU CPU CPU CPU CPU CPU CPU

A A

8,9,27,42,44 VDDQ
2,42
46,48
VCCIO
VCCSA ᙔ Ϻ ႝ တ DMFWP DP/
42 VCCSFR_OC Title
[06] Processor 5/6-POWER2
Vinafix.com
4,47 1.05DX_VCCSTG
4,26,42,46 1.05V_VCCST
Size Document Number Rev
A3 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 6 of 59


5 4 3 2 1

Processor 5/6 B - 7
Schematic Diagrams

Processor 6/6

5 4 3 2 1

VCCGT VCCGT
U16H
U16F U16G
BN4 F15
A10 AK4 AW5 BJ15 BN7 VSS_325 VSS_409 F17
A12 VSS_1
VSS_82 AL10 AY12 VSS_163
VSS_244 BJ18 BP12 VSS_326 VSS_410 F19 32A U16K 32A
A16 VSS_2
VSS_83 AL12 AY33 VSS_164
VSS_245 BJ22 BP14 VSS_327 VSS_411 F2 AT14 BD35
A18 VSS_3
VSS_84 AL14 AY34 VSS_165
VSS_246 BJ25 BP18 VSS_328 VSS_412 F21 AT31 VCCGT1 VCCGT80 BD36
A20 VSS_4
VSS_85 AL33 B9 VSS_166
VSS_247 BJ29 BP21 VSS_329 VSS_413 F23 AT32 VCCGT2 VCCGT81 BE31
A22 VSS_5
VSS_86 AL34 BA10 VSS_167
VSS_248 BJ30 BP24 VSS_330 VSS_414 F25 AT33 VCCGT3 VCCGT82 BE32
A24 VSS_6
VSS_87 AL4 BA11 VSS_168
VSS_249 BJ31 BP25 VSS_331 VSS_415 F27 AT34 VCCGT4 VCCGT83 BE33
A26 VSS_7
VSS_88 AL7 BA12 VSS_169
VSS_250 BJ32 BP26 VSS_332 VSS_416 F29 AT35 VCCGT5 VCCGT84 BE34
A28 VSS_8
VSS_89 AL8 BA37 VSS_170
VSS_251 BJ33 BP29 VSS_333 VSS_417 F3 AT36 VCCGT6 VCCGT85 BE35
D D
A30 VSS_9
VSS_90 AL9 BA38 VSS_171
VSS_252 BJ34 BP33 VSS_334 VSS_418 F31 AT37 VCCGT7 VCCGT86 BE36
A6 VSS_10
VSS_91 AM1 BA6 VSS_172
VSS_253 BJ35 BP34 VSS_335 VSS_419 F36 AT38 VCCGT8 VCCGT87 BE37
A9 VSS_11
VSS_92 AM12 BA7 VSS_173
VSS_254 BJ36 BP7 VSS_336 VSS_420 F4 AU14 VCCGT9 VCCGT88 BE38
AA12 VSS_12
VSS_93 AM2 BA8 VSS_174
VSS_255 BK13 BR12 VSS_337 VSS_421 F5 AU29 VCCGT10 VCCGT89 BF13
AA29 VSS_13
VSS_94 AM3 BA9 VSS_175
VSS_256 BK14 BR14 VSS_338 VSS_422 F8 AU30 VCCGT11 VCCGT90 BF14
VSS_14
VSS_95 VSS_176
VSS_257 VSS_339 VSS_423 VCCGT12 VCCGT91
AA30
AB33 VSS_15
VSS_96
VSS_16
VSS_97
AM37
AM38
BB1
BB12 VSS_177
VSS_258
VSS_178
VSS_259
BK15
BK18
BR18
BR21 VSS_340
VSS_341
VSS_424
VSS_425
F9
G10
AU31
AU32 VCCGT13
VCCGT14
VCCGT92
VCCGT93
BF29
BF30 VCCGT 10uF x 9
AB34 AM4 BB2 BK22 BR24 G12 AU35 BF31
AB6 VSS_17
VSS_98 AM5 BB29 VSS_179
VSS_260 BK25 BR25 VSS_342 VSS_426 G14 AU36 VCCGT15 VCCGT94 BF32
AC1 VSS_18
VSS_99 AN12 BB3 VSS_180
VSS_261 BK29 BR26 VSS_343 VSS_427 G16 AU37 VCCGT16 VCCGT95 BF35
VSS_19
VSS_100 VSS_181
VSS_262 VSS_344 VSS_428 VCCGT17 VCCGT96
B.Schematic Diagrams

AC12 AN29 BB30 BK6 BR29 G18 AU38 BF36 PLACE CAP IN BACK SIDE
AC2 VSS_20
VSS_101 AN30 BB4 VSS_182
VSS_263 BL13 BR34 VSS_345 VSS_429 G20 AV29 VCCGT18 VCCGT97 BF37
VSS_21
VSS_102 VSS_183
VSS_264 VSS_346 VSS_430 VCCGT19 VCCGT98 VCCGT
AC3
AC37 VSS_22
VSS_103
AN5
AN6
BB5
BB6 VSS_184
VSS_265
BL14
BL18
BR36
BR7 VSS_347 VSS_431
G22
G23
AV30
AV31 VCCGT20 VCCGT99
BF38
BG29 CPU_BACK_VCCGT 枸䔁
AC38 VSS_23
VSS_104 AP10 BC12 VSS_185
VSS_266 BL19 BT12 VSS_348 VSS_432 G24 AV32 VCCGT21 VCCGT100 BG30
AC4 VSS_24
VSS_105 AP11 BC13 VSS_186
VSS_267 BL20 BT14 VSS_349 VSS_433 G26 AV33 VCCGT22 VCCGT101 BG31
VSS_25
VSS_106 VSS_187
VSS_268 VSS_350 VSS_434 VCCGT23 VCCGT102 C258 C303 C230 C269 C327 C209 C111 C312
AC5 AP12 BC14 BL21 BT18 G28 AV34 BG32 C294 C280 C247
AC6 VSS_26
VSS_107 AP33 BC33 VSS_188
VSS_269 BL22 BT21 VSS_351 VSS_435 G4 AV35 VCCGT24 VCCGT103 BG33

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

*10u_4V_X6S_06

*10u_4V_X6S_06
AD10 VSS_27
VSS_108 AP34 BC34 VSS_189
VSS_270 BL29 BT24 VSS_352 VSS_436 G5 AV36 VCCGT25 VCCGT104 BG34
AD11 VSS_28
VSS_109 AP8 BC6 VSS_190
VSS_271 BL33 BT26 VSS_353 VSS_437 G6 AW14 VCCGT26 VCCGT105 BG35
AD12 VSS_29
VSS_110 AP9 BD10 VSS_191
VSS_272 BL35 BT29 VSS_354 VSS_438 G8 AW31 VCCGT27 VCCGT106 BG36
AD29 VSS_30
VSS_111 AR1 BD11 VSS_192
VSS_273 BL38 BT32 VSS_355 VSS_439 G9 AW32 VCCGT28 VCCGT107 BH33
AD30 VSS_31
VSS_112 AR13 BD12 VSS_193
VSS_274 BL6 BT5 VSS_356 VSS_440 H11 AW33 VCCGT29 VCCGT108 BH34

Sheet 7 of 59 AD6 VSS_32


VSS_113 AR14 BD37 VSS_194
VSS_275 BM11 C11 VSS_357 VSS_441 H12 AW34 VCCGT30 VCCGT109 BH35
AD8 VSS_33
VSS_114 AR2 BD6 VSS_195
VSS_276 BM12 C13 VSS_358 VSS_442 H18 AW35 VCCGT31 VCCGT110 BH36
AD9 VSS_34
VSS_115 AR29 BD7 VSS_196
VSS_277 BM13 C15 VSS_359 VSS_443 H22 AW36 VCCGT32 VCCGT111 BH37
AE33 VSS_35
VSS_116 AR3 BD8 VSS_197
VSS_278 BM14 C17 VSS_360 VSS_444 H25 AW37 VCCGT33 VCCGT112 BH38

Processor 6/6 AE34 VSS_36


VSS_117 AR30 BD9 VSS_198
VSS_279 BM18 C19 VSS_361 VSS_445 H32 AW38 VCCGT34 VCCGT113 BJ16 CPU CPU CPU CPU CPU CPU CPU CPU CPU CPU CPU
C AE6 VSS_37
VSS_118 AR31 BE1 VSS_199
VSS_280 BM2 C21 VSS_362 VSS_446 H35 AY29 VCCGT35 VCCGT114 BJ17 C
AF1 VSS_38
VSS_119 AR32 BE2 VSS_200
VSS_281 BM21 C23 VSS_363 VSS_447 J10 AY30 VCCGT36 VCCGT115 BJ19
AF12 VSS_39
VSS_120 AR33 BE29 VSS_201
VSS_282 BM22 C25 VSS_364 VSS_448 J18 AY31 VCCGT37 VCCGT116 BJ20
AF13 VSS_40
VSS_121 AR34 BE3 VSS_202
VSS_283 BM23 C27 VSS_365 VSS_449 J22 AY32 VCCGT38 VCCGT117 BJ21
AF14 VSS_41
VSS_122 AR35 BE30 VSS_203
VSS_284 BM24 C29 VSS_366 VSS_450 J25 AY35 VCCGT39 VCCGT118 BJ23

Vinafix.com
AF2 VSS_42
VSS_123 AR36 BE4 VSS_204
VSS_285 BM25 C31 VSS_367 VSS_451 J32 AY36 VCCGT40 VCCGT119 BJ24
VSS_43
VSS_124 VSS_205
VSS_286 VSS_368 VSS_452 VCCGT41 VCCGT120
AF3
AF4 VSS_44
VSS_125
VSS_45
VSS_126
AR37
AR38
BE5
BE6 VSS_206
VSS_287
VSS_207
VSS_288
BM26
BM27
C37
C5 VSS_369
VSS_370
VSS_453
VSS_454
J33
J36
AY37
AY38 VCCGT42
VCCGT43
VCCGT121
VCCGT122
BJ26
BJ27 VCCGT 1uF x 9
AG10 AR4 BF12 BM28 C8 J4 BA13 BJ37
AG11 VSS_46
VSS_127 AR5 BF33 VSS_208
VSS_289 BM29 C9 VSS_371 VSS_455 J7 BA14 VCCGT44 VCCGT123 BJ38
AG13 VSS_47
VSS_128 AT29 BF34 VSS_209
VSS_290 BM3 D10 VSS_372 VSS_456 K1 BA29 VCCGT45 VCCGT124 BK16 VCCGT
AG29 VSS_48
VSS_129 AT30 BF6 VSS_210
VSS_291 BM33 D12 VSS_373 VSS_457 K10 BA30 VCCGT46 VCCGT125 BK17
AG30 VSS_49
VSS_130 AT6 BG12 VSS_211
VSS_292 BM35 D14 VSS_374 VSS_458 K11 BA31 VCCGT47 VCCGT126 BK19
AG6 VSS_50
VSS_131 AU10 BG13 VSS_212
VSS_293 BM38 D16 VSS_375 VSS_459 K2 BA32 VCCGT48 VCCGT127 BK20
VSS_51
VSS_132 VSS_213
VSS_294 VSS_376 VSS_460 VCCGT49 VCCGT128 C174 C154 C324 C141 C108 C133 C123 C109 C161 C173
AG7 AU11 BG14 BM5 D18 K3 BA33 BK21
AG8 VSS_52
VSS_133 AU12 BG37 VSS_214
VSS_295 BM6 D20 VSS_377 VSS_461 K38 BA34 VCCGT50 VCCGT129 BK23

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04
AH12 VSS_53
VSS_134 AU33 BG38 VSS_215
VSS_296 BM7 D22 VSS_378 VSS_462 K4 BA35 VCCGT51 VCCGT130 BK24
AH33 VSS_54
VSS_135 AU34 BG6 VSS_216
VSS_297 BM8 D24 VSS_379 VSS_463 K5 BA36 VCCGT52 VCCGT131 BK26
AH34 VSS_55
VSS_136 AU6 BH1 VSS_217
VSS_298 BM9 D26 VSS_380 VSS_464 K7 BB13 VCCGT53 VCCGT132 BK27
AH35 VSS_56
VSS_137 AU7 BH10 VSS_218
VSS_299 BN12 D28 VSS_381 VSS_465 K8 BB14 VCCGT54 VCCGT133 BL15
AH36 VSS_57
VSS_138 AU8 BH11 VSS_219
VSS_300 BN14 D3 VSS_382 VSS_466 K9 BB31 VCCGT55 VCCGT134 BL16
AH6 VSS_58
VSS_139 AU9 BH12 VSS_220
VSS_301 BN18 D30 VSS_383 VSS_467 L29 BB32 VCCGT56 VCCGT135 BL17
AJ1 VSS_59
VSS_140 AV37 BH14 VSS_221
VSS_302 BN19 D33 VSS_384 VSS_468 L30 BB33 VCCGT57 VCCGT136 BL23
AJ13 VSS_60
VSS_141 AV38 BH2 VSS_222
VSS_303 BN2 D6 VSS_385 VSS_469 L33 BB34 VCCGT58 VCCGT137 BL24
AJ2 VSS_61
VSS_142 AW1 BH3 VSS_223
VSS_304 BN20 D9 VSS_386 VSS_470 L34 BB35 VCCGT59 VCCGT138 BL25 CPU CPU CPU CPU CPU CPU CPU CPU CPU CPU
VSS_62
VSS_143 VSS_224
VSS_305 VSS_387 VSS_471 VCCGT60 VCCGT139
AJ3
AJ37 VSS_63
VSS_144
AW12
AW2
BH4
BH5 VSS_225
VSS_306
BN21
BN24
E34
E35 VSS_388 VSS_472
M12
M13
BB36
BB37 VCCGT61 VCCGT140
BL26
BL27 枸䔁
AJ38 VSS_64
VSS_145 AW29 BH6 VSS_226
VSS_307 BN29 E38 VSS_389 VSS_473 N10 BB38 VCCGT62 VCCGT141 BL28 VCCGT
AJ4 VSS_65
VSS_146 AW3 BH7 VSS_227
VSS_308 BN30 E4 VSS_390 VSS_474 N11 BC29 VCCGT63 VCCGT142 BL36
B AJ5 VSS_66
VSS_147 AW30 BH8 VSS_228
VSS_309 BN31 E9 VSS_391 VSS_475 N12 BC30 VCCGT64 VCCGT143 BL37 B
AJ6 VSS_67
VSS_148 AW4 BH9 VSS_229
VSS_310 BN34 N3 VSS_392 VSS_476 N2 BC31 VCCGT65 VCCGT144 BM15
VSS_68
VSS_149 VSS_230
VSS_311 VSS_393 VSS_477 VCCGT66 VCCGT145 C325 C110
W4 U6 T2 P38 N33 BT8 BC32 BM16
W5 VSS_69
VSS_150 V12 T3 VSS_231
VSS_312 P6 N34 VSS_394 VSS_478 BR9 BC35 VCCGT67 VCCGT146 BM17

*1u_6.3V_X6S_04

*1u_6.3V_X6S_04
Y10 VSS_70
VSS_151 V29 T33 VSS_232
VSS_313 R12 N4 VSS_395 VSS_479 BC36 VCCGT68 VCCGT147 BM36
Y11 VSS_71
VSS_152 V30 T34 VSS_233
VSS_314 R29 N5 VSS_396 A3 BC37 VCCGT69 VCCGT148 BM37
Y13 VSS_72
VSS_153 A14 T4 VSS_234
VSS_315 AY14 N6 VSS_397 VSS_A3 A34 BC38 VCCGT70 VCCGT149 BN15
Y14 VSS_73
VSS_154 AD7 T5 VSS_235
VSS_316 BD38 N7 VSS_398 VSS_A34 A4 BD13 VCCGT71 VCCGT150 BN16
Y37 VSS_74
VSS_155 V6 T7 VSS_236
VSS_317 R30 N8 VSS_399 VSS_A4 B3 BD14 VCCGT72 VCCGT151 BN17
Y38 VSS_75
VSS_156 W1 T8 VSS_237
VSS_318 T1 N9 VSS_400 VSS_B3 B37 BD29 VCCGT73 VCCGT152 BN36
Y7 VSS_76
VSS_157 W12 T9 VSS_238
VSS_319 T10 P12 VSS_401 VSS_B37 BR38 BD30 VCCGT74 VCCGT153 BN37
Y8 VSS_77
VSS_158 W2 U37 VSS_239
VSS_320 T11 P37 VSS_402 VSS_BR38 BT3 BD31 VCCGT75 VCCGT154 BN38
Y9 VSS_78
VSS_159 W3 U38 VSS_240
VSS_321 T12 M14 VSS_403 VSS_BT3 BT35 BD32 VCCGT76 VCCGT155 BP15 CPU CPU
AK29 VSS_79
VSS_160 W33 BJ12 VSS_241
VSS_322 T13 M6 VSS_404 VSS_BT35 BT36 BD33 VCCGT77 VCCGT156 BP16
AK30 VSS_80
VSS_161 W34 BJ14 VSS_242
VSS_323 T14 N1 VSS_405 VSS_BT36 BT4 BD34 VCCGT78 VCCGT157 BP17
VSS_81
VSS_162 VSS_243
VSS_324 F11 VSS_406 VSS_BT4 C2 BP37 VCCGT79 VCCGT158 BR37
F13 VSS_407 VSS_C2 D38 BP38 VCCGT159 VCCGT164 BT15
6 OF 13 7 OF 13
CML_H_IP_EXT/BGA CML_H_IP_EXT/BGA VSS_408 VSS_D38 BR15 VCCGT160 VCCGT165 BT16
CPU CPU BR16 VCCGT161 VCCGT166 BT17
CML_H_IP_EXT/BGA
8 OF 13 BR17 VCCGT162 VCCGT167 BT37 CPU
CPU VCCGT163 VCCGT168 R305 100_04

AH37
VSSGT_SENSE VSSGT_SENSE 46
AH38
VCCGT_SENSE VCCGT_SENSE 46
11 OF 13 R306 100_04 VCCGT
CML_H_IP_EXT/BGA
CPU
CPU
A A

46,48 VCCGT
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[07] Processor 6/6-POWER/GND
Size Document Number Rev
A3 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 7 of 59


5 4 3 2 1

B - 8 Processor 6/6
Schematic Diagrams

DDR4 CHA SO-DIMM_0


5 4 3 2 1

Channel A SO-DIMM 0[RAM1] J_DIMMA_1A


M_A_DQ[63:0] 3
VDDQ

163
J_DIMMA_1B

258
VTT_MEM

2.5V
160 VDD19 VTT
137 8 M_A_DQ1 159 VDD18
3 M_A_CLK_DDR0 CK0_T DQ0 M_A_DQ0 VDD17
139 7 154 259
3 M_A_CLK_DDR#0 CK0_C DQ1 M_A_DQ3 VDD16 VPP2
138 20 153 257
3 M_A_CLK_DDR1 CK1_T DQ2 M_A_DQ2 VDD15 VPP1
140 21 148
3 M_A_CLK_DDR#1 CK1_C DQ3 M_A_DQ4 VDD14
4 147
109 DQ4 3 M_A_DQ5 142 VDD13 3.3VS
3 M_A_CKE0 CKE0 DQ5 M_A_DQ7 VDD12
D 110 16 141 D
PLACE THE CAP WITHIN 200 MILS FROM THE SODIMM 3 M_A_CKE1 CKE1 DQ6 M_A_DQ6 VDD11
17 136 255
DDR4_DRAMRST# 149 DQ7 28 M_A_DQ9 135 VDD10 VDDSPD
9,27 DDR4_DRAMRST# 3 M_A_CS#0 S0* DQ8 M_A_DQ13 VDD9
157 29 130
3 M_A_CS#1 S1* DQ9 M_A_DQ11 VDD8
41 129 C387 C380
155 DQ10 42 M_A_DQ15 124 VDD7
3 M_A_ODT0 ODT0 DQ11 M_A_DQ8 VDD6
161 24 123 0.1u_10V_X7R_04 *2.2u_6.3V_X5R_04
3 M_A_ODT1 ODT1 DQ12 M_A_DQ12 VDD5
25 118 DDR DDR
115 DQ13 38 M_A_DQ14 117 VDD4
PLACE THE CAP CLOSE TO SODIMM 3 M_A_BG0 BG0 DQ14 VDD3
113 37 M_A_DQ10 112
DDR_VREFCA_CHA_DIMM 3 M_A_BG1 BG1 DQ15 M_A_DQ16 VDD2
150 50 111
3 M_A_BA0 BA0 DQ16 M_A_DQ21 VDD1
145 49
3 M_A_BA1 BA1 DQ17 M_A_DQ23
62 GND1
C399 DQ18 M_A_DQ22 MT1
144 63 GND2

B.Schematic Diagrams
3 M_A_A0 A0 DQ19 M_A_DQ20 MT2
133 46
*0.1u_10V_X7R_04 3 M_A_A1 A1 DQ20 M_A_DQ17 PLACE NEAR TO PIN
132 45
3 M_A_A2 A2 DQ21 M_A_DQ19
DDR 131 58 251 252
3 M_A_A3 A3 DQ22 M_A_DQ18 VSS VSS
128 59 247 248
3 M_A_A4 A4 DQ23 M_A_DQ25 VSS VSS
126 70 243 244
3 M_A_A5 A5 DQ24 M_A_DQ29 VSS VSS
127 71 239 238
3 M_A_A6 A6 DQ25 M_A_DQ31 VSS VSS
122 83 235 234

Sheet 8 of 59
3 M_A_A7 A7 DQ26 M_A_DQ26 VSS VSS
125 84 231 230
3 M_A_A8 A8 DQ27 M_A_DQ24 VSS VSS
121 66 227 226
3 M_A_A9 A9 DQ28 M_A_DQ28 VSS VSS
146 67 223 222
3 M_A_A10 A10_AP DQ29 M_A_DQ30 VSS VSS
120 79 217 218

DDR4 CHA SO-


3 M_A_A11 A11 DQ30 M_A_DQ27 VSS VSS
119 80 213 214
VDDQ 3 M_A_A12 A12 DQ31 M_A_DQ32 VSS VSS
158 174 209 210
3 M_A_A13 A13 DQ32 M_A_DQ37 VSS VSS
151 173 205 206
3 M_A_W E# A14_WE* DQ33 M_A_DQ39 VSS VSS
156 187 201 202

DIMM_0
3 M_A_CAS# A15_CAS* DQ34 M_A_DQ34 VSS VSS
C 152 186 197 196 C
3 M_A_RAS# A16_RAS* DQ35 M_A_DQ36 VSS VSS
R124 170 193 192
DQ36 169 M_A_DQ33 189 VSS VSS 188
240_1%_04 DQ37 M_A_DQ38 VSS VSS
114 183 185 184
3 M_A_ACT# ACT* DQ38 M_A_DQ35 VSS VSS
DDR 182 181 180
143 DQ39 195 M_A_DQ44 175 VSS VSS 176
3 DDR0_A_PARITY

Vinafix.com
116 PARITY DQ40 194 M_A_DQ40 171 VSS VSS 172
3 DDR0_A_ALERT# DIMM0_CHA_EVENT# ALERT* DQ41 M_A_DQ42 VSS VSS
134 207 167 168
DDR4_DRAMRST# 108 EVENT* DQ42 208 M_A_DQ43 107 VSS VSS 106
RESET* DQ43 191 M_A_DQ41 103 VSS VSS 102
DDR_VREFCA_CHA_DIMM 164 DQ44 190 M_A_DQ45 99 VSS VSS 98
VTT_MEM 2.5V VREFCA DQ45 203 M_A_DQ47 93 VSS VSS 94
254 DQ46 204 M_A_DQ46 89 VSS VSS 90
9,25 SMB_DATA_MAIN_DDR4 SDA DQ47 M_A_DQ48 VSS VSS
253 216 85 86
9,25 SMB_CLK_MAIN_DDR4 SCL DQ48 M_A_DQ49 VSS VSS
215 81 82
C401 C422 C808 000 166 DQ49 228 M_A_DQ54 77 VSS VSS 78
C405 C386 260 SA2 DQ50 229 M_A_DQ53 73 VSS VSS 72
10u_6.3V_X5R_06 256 SA1 DQ51 211 M_A_DQ50 69 VSS VSS 68
1u_6.3V_X5R_02

1u_6.3V_X5R_02

DDR DDR DDR 10u_6.3V_X5R_06 1u_6.3V_X5R_02 SA0 DQ52 212 M_A_DQ52 65 VSS VSS 64
DDR DDR DQ53 224 M_A_DQ55 61 VSS VSS 60
CHA_DIMM0=000 DQ54 225 M_A_DQ51 57 VSS VSS 56
92 DQ55 237 M_A_DQ56 51 VSS VSS 52
CHA_DIMM1=001 91 CB0_NC DQ56 236 M_A_DQ60 47 VSS VSS 48
CB1_NC DQ57 M_A_DQ63 VSS VSS
CHB_DIMM0=010 101
CB2_NC DQ58
249
M_A_DQ62
43
VSS VSS
44
Rubband 105 250 39 40
2019/12/27
CHB_DIMM1=011 88 CB3_NC DQ59 232 M_A_DQ57 35 VSS VSS 36
87 CB4_NC DQ60 233 M_A_DQ61 31 VSS VSS 30
100 CB5_NC DQ61 245 M_A_DQ59 27 VSS VSS 26
104 CB6_NC DQ62 246 M_A_DQ58 23 VSS VSS 22
B CB7_NC DQ63 19 VSS VSS 18 B
M_A_DQS0 M_A_DQS[3:0] 3 VSS VSS
VDDQ 12 13 15 14
33 DM0*/DBI0* DQS0_T 34 M_A_DQS1 9 VSS VSS 10
54 DM1*/DBI1* DQS1_T 55 M_A_DQS2 5 VSS VSS 6
75 DM2*/DBI2* DQS2_T 76 M_A_DQS3 1 VSS VSS 2
DM3*/DBI3* DQS3_T M_A_DQS4 M_A_DQS[7:4] 3 VSS VSS
178 179
DM4*/DBI4* DQS4_T
VDDQ 10uF x 6 199 200 M_A_DQS5
220 DM5*/DBI5* DQS5_T 221 M_A_DQS6
DM6*/DBI6* DQS6_T
VDDQ 1uF x 5 241 242 M_A_DQS7 D4AR0-26001-1P40
96 DM7*/DBI7* DQS7_T 97
DM8*/DBI8* DQS8_T DDR
M_A_DQS#[3:0] 3 VDDQ
11 M_A_DQS#0
DQS0_C 32 M_A_DQS#1
Rubband DQS1_C M_A_DQS#2
53
2019/12/27 DQS2_C 74 M_A_DQS#3
DQS3_C M_A_DQS#4 M_A_DQS#[7:4] 3
177 R146
VDDQ DQS4_C
DQS5_C
198
219
M_A_DQS#5
M_A_DQS#6 1K_1%_04
月 D I M M䪗㒢㓦
DQS6_C 240 M_A_DQS#7 DDR
DQS7_C 95 DDR_VREFCA_CHA_DIMM
C379 C396 C407 C402 C408 C383 C397 162 DQS8_C
165 S2*/C0
*10u_6.3V_X5R_06 10u_6.3V_X5R_06 10u_6.3V_X5R_06 10u_6.3V_X5R_06 10u_6.3V_X5R_06 10u_6.3V_X5R_06 10u_6.3V_X5R_06 S3*/C1 R148 C400
DDR DDR DDR DDR DDR DDR DDR
D4AR0-26001-1P40 1K_1%_04 *0.1u_10V_X7R_04
VDDQ DDR DDR
DDR

A R147 2_1%_04 A
3 DIMM_CA_CPU_VREF_A
C395 C426 C382 C385 C425 C809 DDR

1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02 *1u_6.3V_X5R_02 C406


DDR DDR DDR DDR DDR DDR
0.022u_25V_X7R_04
Rubband DDR ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
2019/12/27 R167 Title
6,9,27,42,44
9,44
VDDQ
VTT_MEM
24.9_1%_04 [08] DDR4 CHA SO-DIMM_0
DDR
9,44 2.5V Size Document Number Rev
9,16,17,18,21,22,23,24,25,26,27,28,29,32,33,34,36,37,38,39,41,42,44,46 3.3VS
A3 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 8 of 59


5 4 3 2 1

DDR4 CHA SO-DIMM_0 B - 9


Schematic Diagrams

DDR4 CHB SO-DIMM_0


5 4 3 2 1

VTT_MEM
J_DIMMB_1B

Channel B SO-DIMM 0[RAM2] VDDQ

163
160
159
VDD19
VDD18
VTT
258
2.5V

J_DIMMB_1A 154 VDD17 259


153 VDD16 VPP2 257
PLACE THE CAP WITHIN 200 MILS FROM THE SODIMM M_B_DQ5 M_B_DQ[63:0] 3 VDD15 VPP1
137 8 148
DDR4_DRAMRST# 3 M_B_CLK_DDR0 CK0_T DQ0 M_B_DQ1 VDD14
139 7 147
8,27 DDR4_DRAMRST# 3 M_B_CLK_DDR#0 CK0_C DQ1 M_B_DQ7 VDD13 3.3VS
138 20 142
3 M_B_CLK_DDR1 CK1_T DQ2 M_B_DQ2 VDD12
140 21 141
3 M_B_CLK_DDR#1 CK1_C DQ3 M_B_DQ4 VDD11
4 136 255
109 DQ4 3 M_B_DQ0 135 VDD10 VDDSPD
D
H=4MM DIMM 3
3
M_B_CKE0
M_B_CKE1
110 CKE0
CKE1
DQ5
DQ6
DQ7
16
17
M_B_DQ6
M_B_DQ3
130
129
VDD9
VDD8
VDD7
C419 C421
D

149 28 M_B_DQ10 124


3 M_B_CS#0 S0* DQ8 M_B_DQ14 VDD6
157 29 123 0.1u_10V_X7R_04 2.2u_6.3V_X5R_04
3 M_B_CS#1 S1* DQ9 M_B_DQ12 VDD5
41 118
DQ10 M_B_DQ15 VDD4 DDR DDR
155 42 117
3 M_B_ODT0 ODT0 DQ11 M_B_DQ8 VDD3
161 24 112
PLACE THE CAP CLOSE TO SODIMM 3 M_B_ODT1 ODT1 DQ12 M_B_DQ9 VDD2
25 111
DDR_VREFCA_CHB_DIMM 115 DQ13 38 M_B_DQ11 VDD1
3 M_B_BG0 BG0 DQ14 M_B_DQ13
113 37 GND1
3 M_B_BG1 BG1 DQ15 M_B_DQ22 MT1
150 50 GND2
3 M_B_BA0 BA0 DQ16 M_B_DQ17 MT2
B.Schematic Diagrams

C449 145 49 PLACE NEAR TO PIN


3 M_B_BA1 BA1 DQ17 M_B_DQ20
62
*0.1u_10V_X7R_04 144 DQ18 63 M_B_DQ19 251 252
3 M_B_A0 A0 DQ19 M_B_DQ18 VSS VSS
DDR 133 46 247 248
3 M_B_A1 A1 DQ20 M_B_DQ16 VSS VSS
132 45 243 244
3 M_B_A2 A2 DQ21 M_B_DQ21 VSS VSS
131 58 239 238
3 M_B_A3 A3 DQ22 M_B_DQ23 VSS VSS
128 59 235 234
3 M_B_A4 A4 DQ23 M_B_DQ30 VSS VSS
126 70 231 230
3 M_B_A5 A5 DQ24 M_B_DQ28 VSS VSS
127 71 227 226

Sheet 9 of 59
3 M_B_A6 A6 DQ25 M_B_DQ31 VSS VSS
122 83 223 222
3 M_B_A7 A7 DQ26 M_B_DQ29 VSS VSS
125 84 217 218
2.5V VTT_MEM 3 M_B_A8 A8 DQ27 M_B_DQ27 VSS VSS
121 66 213 214
3 M_B_A9 A9 DQ28 M_B_DQ25 VSS VSS
146 67 209 210

DDR4 CHB SO-


3 M_B_A10 A10_AP DQ29 M_B_DQ24 VSS VSS
120 79 205 206
3 M_B_A11 A11 DQ30 M_B_DQ26 VSS VSS
119 80 201 202
VDDQ 3 M_B_A12 A12 DQ31 M_B_DQ35 VSS VSS
158 174 197 196
3 M_B_A13 A13 DQ32 M_B_DQ38 VSS VSS
151 173 193 192

DIMM_0
C810 C410 C414 C811 C812
3 M_B_W E# A14_WE* DQ33 M_B_DQ37 VSS VSS
C 156 187 189 188 C
3 M_B_CAS# A15_CAS* DQ34 M_B_DQ36 VSS VSS
10u_6.3V_X5R_06 1u_6.3V_X5R_02 1u_6.3V_X5R_02 10u_6.3V_X5R_06 1u_6.3V_X5R_02 152 186 185 184
3 M_B_RAS# A16_RAS* DQ35 M_B_DQ34 VSS VSS
DDR DDR DDR DDR DDR R166 170 181 180
DQ36 169 M_B_DQ39 175 VSS VSS 176
240_1%_04 DQ37 M_B_DQ33 VSS VSS
114 183 171 172
3 M_B_ACT# ACT* DQ38 M_B_DQ32 VSS VSS
DDR 182 167 168

Vinafix.com
143 DQ39 195 M_B_DQ45 107 VSS VSS 106
3 DDR1_B_PARITY PARITY DQ40 M_B_DQ41 VSS VSS
116 194 103 102
3 DDR1_B_ALERT# DIMM0_CHB_EVENT# ALERT* DQ41 M_B_DQ46 VSS VSS
Rubband 134 207 99 98
DDR4_DRAMRST# 108 EVENT* DQ42 208 M_B_DQ43 93 VSS VSS 94
2019/12/27 RESET* DQ43 191 M_B_DQ44 89 VSS VSS 90
DDR_VREFCA_CHB_DIMM 164 DQ44 190 M_B_DQ40 85 VSS VSS 86
VREFCA DQ45 203 M_B_DQ47 81 VSS VSS 82
254 DQ46 204 M_B_DQ42 77 VSS VSS 78
8,25 SMB_DATA_MAIN_DDR4 SDA DQ47 M_B_DQ54 VSS VSS
253 216 73 72
8,25 SMB_CLK_MAIN_DDR4 SCL DQ48 M_B_DQ48 VSS VSS
215 69 68
010 166 DQ49 228 M_B_DQ49 65 VSS VSS 64
260 SA2 DQ50 229 M_B_DQ55 61 VSS VSS 60
3.3VS SA1 DQ51 M_B_DQ52 VSS VSS
256 211 57 56
SA0 DQ52 212 M_B_DQ51 51 VSS VSS 52
DQ53 224 M_B_DQ53 47 VSS VSS 48
CHA_DIMM0=000 DQ54 225 M_B_DQ50 43 VSS VSS 44
CHA_DIMM1=001 92 DQ55 237 M_B_DQ57 39 VSS VSS 40
91 CB0_NC DQ56 236 M_B_DQ62 35 VSS VSS 36
CHB_DIMM0=010 101 CB1_NC DQ57 249 M_B_DQ56 31 VSS VSS 30
CB2_NC DQ58 M_B_DQ63 VSS VSS
CHB_DIMM1=011 105
88 CB3_NC DQ59
250
232 M_B_DQ59
27
23 VSS VSS
26
22
87 CB4_NC DQ60 233 M_B_DQ61 19 VSS VSS 18
100 CB5_NC DQ61 245 M_B_DQ60 15 VSS VSS 14
B 104 CB6_NC DQ62 246 M_B_DQ58 9 VSS VSS 10 B
CB7_NC DQ63 5 VSS VSS 6
M_B_DQS[3:0] 3 VSS VSS
VDDQ 10uF x 5 12 13 M_B_DQS0 1 2
VDDQ DM0*/DBI0* DQS0_T M_B_DQS1 VSS VSS
33 34
54 DM1*/DBI1* DQS1_T 55 M_B_DQS2
DM2*/DBI2* DQS2_T
VDDQ 1uF x 5 75 76 M_B_DQS3
DM3*/DBI3* DQS3_T M_B_DQS4 M_B_DQS[7:4] 3
178 179 D4AS0-26001-1P40
199 DM4*/DBI4* DQS4_T 200 M_B_DQS5
DM5*/DBI5* DQS5_T DDR
220 221 M_B_DQS6 VDDQ
241 DM6*/DBI6* DQS6_T 242 M_B_DQS7
VDDQ DM7*/DBI7* DQS7_T
96 97
DM8*/DBI8* DQS8_T
M_B_DQS#0 M_B_DQS#[3:0] 3
11 R192

C434 C433 C415 C445 C427 C428 C411


DQS0_C
DQS1_C
32
53
M_B_DQS#1
M_B_DQS#2 1K_1%_04 月 D I M M䪗㒢㓦
DQS2_C 74 M_B_DQS#3 DDR
DQS3_C M_B_DQS#4 M_B_DQS#[7:4] 3 DDR_VREFCA_CHB_DIMM
10u_6.3V_X5R_06 10u_6.3V_X5R_06 10u_6.3V_X5R_06 10u_6.3V_X5R_06 10u_6.3V_X5R_06 10u_6.3V_X5R_06 *10u_6.3V_X5R_06 177
DDR DDR DQS4_C 198 M_B_DQS#5
DDR DDR DDR DDR DDR DQS5_C 219 M_B_DQS#6 C450
DQS6_C 240 M_B_DQS#7
VDDQ DQS7_C R197
95 *0.1u_10V_X7R_04
162 DQS8_C DDR 1K_1%_04
165 S2*/C0 DDR
S3*/C1
C443 C416 C442 C403 C423 C404 R198 2_1%_04
3 DIMM_DQ_CPU_VREF_B
D4AS0-26001-1P40 DDR
1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02 1u_6.3V_X5R_02 *1u_6.3V_X5R_02 DDR C455
DDR DDR DDR DDR DDR DDR
A 0.022u_25V_X7R_04 A
DDR

R209
24.9_1%_04
DDR ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
6,8,27,42,44 VDDQ Title
8,44
8,44
VTT_MEM
2.5V
[09] DDR4 CHB SO-DIMM_0
8,16,17,18,21,22,23,24,25,26,27,28,29,32,33,34,36,37,38,39,41,42,44,46 3.3VS Size Document Number Rev
A3 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 9 of 59


5 4 3 2 1

B - 10 DDR4 CHB SO-DIMM_0


Schematic Diagrams

Straps and XTAL


5 4 3 2 1

PEXVDD 1uF x 3 1V8_RUN L5 . HCB1608KF-300T60 GPU_PLLVDD

PEXVDD 4.7uF x 2 NV
Place near GPU Under GPU U153Q
?

PEXVDD 10uF x 2 C277 C237 C283 C264 C289


?
COMMON Rubband
U153A
PEXVDD 22uF x 2 Place between C297

4.7u_6.3V_X6S_06
11/17 XTAL_PLL
2020/01/07

*1U_6.3V_X6S_04

*1U_6.3V_X6S_04

1U_6.3V_X6S_04

*1U_6.3V_X6S_04
NV_0402

NV_0402

NV_0402

NV_0402
GPU and PS PEX_VDD

22U_6.3V_X6S_08
Place Under GPU AD8
1A XSN_PLLVDD

NV_0805
COMMON 1V8_AON
H26 GPCPLL_AVDD
PEX_VDD 0.400
AE8 SP_PLLVDD
1/17 PCI_EXPRESS

C118 C102 C115 C92 C596 GND GND GND GND AD7 VID_PLLVDD
C121 C94 R394
SmartFan Strap Table

1U_6.3V_X6S_04

*1U_6.3V_X6S_04

*1U_6.3V_X6S_04

4.7u_6.3V_X6S_06

4.7u_6.3V_X6S_06
GND

NV_0402

NV_0402

NV_0402

NV_0603

NV_0603
NV NV NV NV

10U_4V_X6S_06

10U_4V_X6S_06
AJ11 PEX_WAKE NV NV *100K_1%_04

NV_0603

NV_0603
PEX_DVDD AG21 NV NV NV_0402
Inverted
D AJ12 AG22 NV NV NV D
16,17 GPU_PEX_RST# NV PEX_RST PEX_DVDD Voltage SmartFan PWM %
AG24 NV NV R410 *10K_1%_04 X_SSIN H1 J4 X_OUTBUFF
PEX_DVDD EXT_REFCLK_FL XTAL_OUTBUFF
PEX_CLKREQ# AK12 AH25 NV
PEX_CLKREQ PEX_DVDD
PEX_CVDD AG19 C658 NV 0V GPIO DISABLED
VGA_PEXCLK AL13 AH21 R405 H3 H2 R369
29 VGA_PEXCLK PEX_REFCLK PEX_CVDD XTAL_IN XTAL_OUT
VGA_PEXCLK# AK13 *18p_50V_NPO_04
29 VGA_PEXCLK# PEX_REFCLK 10K_1%_04 0.9V 33% PWM
C224 NV 0.22u_10V_X5R_04 C117 C116 C282 C93 C273 C598 NV 100K_1%_04
PEX_RX0 AK14 6-07-18034-1A0 NV_0402
2 PEG_RX0 PEX_TX0 1.8V 66% PWM
PEX_RX0# X1

*1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

*4.7u_6.3V_X6S_06

22U_6.3V_X6S_08

22U_6.3V_X6S_08
AJ14 PEX_TX0 NV NV FSX-3M_27.000MHz_12FEO NV

NV_0402

NV_0402

NV_0402

NV_0603

NV_0805

NV_0805
2 PEG_RX#0 4 3 XTAL_OUT
C236 0.22u_10V_X5R_04
AN12 XTAL_IN 1 2
2 PEG_TX0 NV PEX_RX0
AM12 PEX_RX0 PEX_HVDD AG13 C653
2 PEG_TX#0 AG15
C214 NV 0.22u_10V_X5R_04 PEX_HVDD C646 NV
PEX_RX1 AH14 AG16 NV 12p_50V_NPO_04
2 PEG_RX1 PEX_TX1 PEX_HVDD
PEX_RX1# AG14 PEX_TX1 PEX_HVDD AG18 12p_50V_NPO_04 6-22-27R00-1BH
2 PEG_RX#1 AG25 6-22-27R00-1BG 6-07-12034-1A0
C221 0.22u_10V_X5R_04 PEX_HVDD NV
NV AN14 PEX_RX1 PEX_HVDD AH15 NV NV NV NV NV 6-07-12034-1A0
2 PEG_TX1 NV
AM14 PEX_RX1 PEX_HVDD AH18
2 PEG_TX#1 AH26
C200 NV 0.22u_10V_X5R_04 PEX_HVDD

1V8 RUN 1uF x 4


PEX_RX2 AK15 AH27
2 PEG_RX2 PEX_TX2 PEX_HVDD
PEX_RX2# AJ15 AJ27
2 PEG_RX#2 PEX_TX2 PEX_HVDD

2 PEG_TX2
C213
NV
0.22u_10V_X5R_04
AP14 PEX_RX2
PEX_HVDD
PEX_HVDD
AK27
AL27 1V8 RUN 4.7uF x 2
2 PEG_TX#2
C181 NV 0.22u_10V_X5R_04
AP15 PEX_RX2 PEX_HVDD
PEX_HVDD
AM28
AN28 1V8 RUN 10uF x 2 H=High :Tied to 1.8V
1V8 RUN 22uF x 1 1V8_RUN
PEX_RX3 AL16
2 PEG_RX3 PEX_TX3
PEX_RX3#

B.Schematic Diagrams
AK16 PEX_TX3 RVL-08928-001_v10
2 PEG_RX#3 M=Middle:Tied to 0.9V
C169 0.22u_10V_X5R_04
NV AN15 PEX_RX3
1A 0.400
2 PEG_TX3 AM15 L=Low :Tied to 0V
2 PEG_TX#3 PEX_RX3
C176 NV 0.22u_10V_X5R_04 C206 C74 C186 C96 C76 C298
PEX_RX4 AK17
2 PEG_RX4 PEX_RX4#
PEX_TX4 STRAP2 STRAP1 STRAP0 RAMCFG[2:0] VGA_ROM_SI

1U_6.3V_X6S_04

*1U_6.3V_X6S_04

1U_6.3V_X6S_04

*1U_6.3V_X6S_04

10U_4V_X6S_06

10U_4V_X6S_06
AJ17 PEX_TX4 R403 NV *100K_04 R382 NV 100K_04

NV_0402

NV_0402

NV_0402

NV_0402

NV_0603

NV_0603
2 PEG_RX#4 1V8_AON
C165 0.22u_10V_X5R_04 NV NV NV NV
AN17 NV R404 NV *100K_04 VGA_ROM_SO R383 NV 100K_04
2 PEG_TX4 NV PEX_RX4 L L L 000 RAMCFG: 0x0 SAMSUNG SOR_EXPOSED Audio: 0x8
AM17 PEX_RX4 NV
2 PEG_TX#4 VGA_ROM_SCLK
C142 NV 0.22u_10V_X5R_04 R402 NV *100K_04 R381 NV 100K_04

Sheet 10 of 59
PEX_RX5 AH17
C 2 PEG_RX5 PEX_RX5#
PEX_TX5 L L H 001 RAMCFG: 0x1 Micron C
AG17 PEX_TX5
2 PEG_RX#5
C156 0.22u_10V_X5R_04 PEX_PLL_HVDD AH12
NV AP17 PEX_RX5 L H L 010
2 PEG_TX5 AP18 PEX_RX5 C79 C87 C164 C322 C311
2 PEG_TX#5

Straps and XTAL


C136 NV 0.22u_10V_X5R_04
PEX_RX6

1U_6.3V_X6S_04

1U_6.3V_X6S_04

*1U_6.3V_X6S_04

22U_6.3V_X6S_08

*22U_6.3V_X6S_08
AK18 PEX_TX6 L H H 011

NV_0402

NV_0402

NV_0402

NV_0805

NV_0805
2 PEG_RX6 PEX_RX6# AJ18
2 PEG_RX#6 PEX_TX6
C143 0.22u_10V_X5R_04
NV AN18 PEX_RX6 H L L 100
2 PEG_TX6 AM18
2 PEG_TX#6 PEX_RX6 STRAP5 STRAP4 STRAP3 SMB_ALT_ADDR DEVID_SEL PCIE_CFG VGA_DEVICE
C134 NV 0.22u_10V_X5R_04
PEX_RX7 AL19
2 PEG_RX7 PEX_RX7#
PEX_TX7 H L H 101
AK19 PEX_TX7 M H H 1 1 1 1
2 PEG_RX#7
C126 0.22u_10V_X5R_04 NV NV NV NV NV
NV AN20 PEX_RX7 C308 C77 H H L 110
2 PEG_TX7 AM20
2 PEG_TX#7 PEX_RX7 M H L 1 1 1 0
4.7u_6.3V_X6S_06

4.7u_6.3V_X6S_06
NV_0603

NV_0603
AK20 PEX_TX8

Vinafix.com
AJ20 PEX_TX8 M L H 1 1 0 1
1V8_AON NV3V3 AP20 PEX_RX8
AP21 PEX_RX8 RAMCFG: 0x1 Micron M L L 1 1 0 0
AH20 RAMCFG: 0x0 SAMSUNG
PEX_TX9 1:SMB_ALT_ADDR ENABLE
R45 R41 AG20 PEX_TX9 NV NV L H M 1 0 1 1
R387 NV *100K_04 VGA_STRAP0 R359 NV 100K_04
1V8_RUN 1V8_AON 0:SMB_ALT_ADDR DISABLE
*10K_04 10K_04 AN21 PEX_RX9
Q8 NV NV AM21 R400 NV *100K_04 VGA_STRAP1 R379 NV 100K_04
PEX_RX9 ASSORTED: 0_0_0 L M H 1 0 1 0
2SK3018S3 0.3 1:DEVID_SEL REBRAND
D S PEX_CLKREQ# AK21 PEX_PLL_HVDD R24 0_04 R61 NV *100K_04 VGA_STRAP2 R56 NV 100K_04
29 PEG_CLKREQ# AJ21
PEX_TX10 VRAM:SAMSUM
PEX_TX10 NV_0402
VGA_STRAP3 L M L 1 0 0 1 0:DEVID_SEL ORIGNAL
NV R399 NV 100K_04 R378 NV *100K_04
NV AN23 PEX_RX10 C274 C75 C272 PLACE NEAR BALLS
G

AM23 R401 NV *100K_04 VGA_STRAP4 R380 NV 100K_04


17,50 NVVDD_PWRGD PEX_RX10 ASSORTED: 0_0_0_1 L L M 1 0 0 0 1:PCIE_CFG LOW POWER
1U_6.3V_X6S_04

*4.7u_6.3V_X5R_04
*0.22u_10V_X5R_04
NV_0402

NV_0402

AL22 R388 NV *100K_04 VGA_STRAP5 R360 NV 100K_04


PEX_TX11 0:PCIE_CFG HIGH POWER
AK22 PEX_TX11 H H H 0 1 1 1
B B
AP23 PEX_RX11 1:VGA_DEVICE ENABLE
AP24 PEX_RX11 H H L 0 1 1 0
0:VGA_DEVICE DISABLE
AK23 PEX_TX12
AJ23 PEX_TX12 H L H 0 1 0 1
NV NV NV
H14 H11 H13 AN24 PEX_RX12
H5_5B5_0D3_7 H5_5B5_0D3_7 H5_5B5_0D3_7 AM24 PEX_RX12 H L L 0 1 0 0
AH23 PEX_TX13
AG23 PEX_TX13 L H H 0 0 1 1
AN26 PEX_RX13
AM26 PEX_RX13 L H L 0 0 1 0
NV NV NV
AK24 PEX_TX14
Rubband AJ24 PEX_TX14 L L H 0 0 0 1 Default
2019/12/23 AP26 PEX_RX14
GPU 坢
⫼ AP27 PEX_RX14
1V8_AON VBIOS ROM 8M L L L 0 0 0 0
AL25 U153P
AK25
PEX_TX15
PEX_TX15 R301 (OPTIMUS)
AN27
2.49K_1%_04
PEX_TERMP COMMON L: 0Bx to Ax INS51885796
1V8_AON
PEX_TERMP AP29
AM27
PEX_RX15
PEX_RX15 NV_0402
12/17 MISC2
H: 1Bx to Ax R472
SO8
SO8 U24
10K_04 COMMON
NV
Zdiff=50Ω NV 7
3
HOLD VCC 8
WP
ROM_CS H6 VGA_ROM_CS#R473 33.2_1%_04 IVGA_ROM_CS#_R 1
CS
NV C694
ROM_SI H5 VGA_ROM_SI R482 33.2_1%_04 IVGA_ROM_SI 5 SI 0.1u_6.3V_X5R_02
ROM_SO H7 VGA_ROM_SO R474 0_04 IVGA_ROM_SO_R2
SO NV
VGA_STRAP0 J2 H4 VGA_ROM_SCLK R501 33.2_1%_04 IVGA_ROM_SCLK6 4
STRAP0 ROM_SCLK SCK GND
1V8_AON VGA_STRAP1 J7 STRAP1 NV
VGA_STRAP2 J6 MX25U8033EM1I-12G
STRAP2 NV
VGA_STRAP3 J5 NV 6-04-25803-A70
STRAP3
R487 *0_04 IVGA_ROM_SI R485 *0_04 VGA_STRAP4 J3 NV
A STRAP4 NV A
R475 *0_04 IVGA_ROM_SO_R R471 *0_04 VGA_STRAP5 J1
R497 *0_04 IVGA_ROM_SCLK R499 *0_04
ASSORTED: 0_0_0 STRAP5

NV NV
NV NV
NV NV E1 SNN_GPU_BUFRST* NV
BUFRST

ROM_SO ROM_SI ROM_SCLK DUMMY[2:0],FS_OVERT 1:ENABLE 0:DISABLE

FS_OVERT ENABLE
12,13,14,15,16,17,19,54,55
16,50,53,54,55
1V8_AON
NV3V3
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
L L L XXX1 DEFAULT 52 PEX_VDD Title
11,16,19,55 1V8_RUN [10] VGA PCI-E/Starps/XTAL
L L M XXX0 FS_OVERT DISABLE Size Document Number Rev

NV
Custom N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 10 of 59


5 4 3 2 1

Straps and XTAL B - 11


Schematic Diagrams

VGA Frame Buffer Interface


5 4 3 2 1

U153B ?
?
? U153C ?

COMMON
2/17 FBA 3/17 FBB
COMMON

FBA_D[31:0] FBB_D[31:0]
12 FBA_D[31:0] 14 FBB_D[31:0]
FBA_D0 L28 FBB_D0 G9
FBA_D0 FBB_D0
FBA_D1 M29 FBB_D1 E9
FBA_D1 FBB_D1
FBA_D2 L29 FBB_D2 G8
FBA_D2 FBB_D2
FBA_D3 M28 FBB_D3 F9
FBA_D3 FBB_D3
FBA_D4 N31 FBB_D4 F11
FBA_D4 FBB_D4
FBA_D5 P29 K27 FBB_D5 G11
FBA_D5 FB_REFPLL_AVDD FB_PLLAVDD FBB_D5
FBA_D6 R29 FBB_D6 F12
FBA_D6 FBB_D6
FBA_D7
FBA_D8
FBA_D9
P28
J28
FBA_D7
FBA_D8
C86
Frame Buffer Interface FBB_D7
FBB_D8
FBB_D9
G12
G6
FBB_D7
FBB_D8

1U_6.3V_X6S_04
H29 FBA_D9 F5 FBB_D9

NV_0402
D D
FBA_D10 J29 FBB_D10 E6
FBA_D10 FBB_D10
FBA_D11 H28 FBB_D11 F6
FBA_D11 FBB_D11
FBA_D12 G29 FBB_D12 F4
FBA_D12 FBB_D12
FBA_D13 E31 Term Description FBB_D13 G4
FBA_D13 FBB_D13
FBA_D14 E32 FBB_D14 E2
FBA_D14 GND The total trace length measured FBB_D14
FBA_D15 F30 from GPU ball to capacitor is FBB_D15 F3
FBA_D15 Under GPU FBB_D15
FBA_D16 C34 no more than 150 mil FBB_D16 C2
FBA_D16 NV FBB_D16
FBA_D17 D32 FBB_D17 D4
FBA_D17 The total trace length measured FBB_D17
FBA_D18 B33 from GPU ball to capacitor is no FBB_D18 D3
FBA_D18 Near GPU FBB_D18
FBA_D19 C33 more than 850 mil FBB_D19 C1
FBA_D19 FBB_D19
FBA_D20 F33 FBB_D20 B3
FBA_D20 FBB_D20
FBA_D21 F32 FBB_D21 C4
FBA_D21 FBB_D21
FBA_D22 H33 FBB_D22 B5
FBA_D22 FBB_D22
FBA_D23 H32 FBB_D23 C5
FBA_D23 FBB_D23
FBA_D24 P34 FBB_D24 A11
FBA_D24 FBB_D24
FBA_D25 P32 FBB_D25 C11
FBA_D25 FBB_D25
FBA_D26 P31 FBB_D26 D11
FBA_D26 FBB_D26
FBA_D27 P33 FBB_D27 B11
FBA_D27 FBB_D27
FBA_D28 L31 FBB_D28 D8
FBA_D28 FBB_D28
FBA_D29 L34 FBB_D29 A8
FBA_D29 FBB_D29
FBA_D30 L32 FBA_CMD[33:0] FBB_D30 C8 FBB_CMD[33:0]
FBA_D30 FBB_D30
B.Schematic Diagrams

FBA_D[63:32] FBA_D31 L33 FBA_CMD[33:0] 12,13 FBB_D[63:32] FBB_D31 B8 FBB_CMD[33:0] 14,15


13 FBA_D[63:32] FBA_D31 15 FBB_D[63:32] FBB_D31
FBA_D32 AG28 FBB_D32 F24
FBA_D32 FBB_D32
FBA_D33 AF29 U30 FBA_CMD0 FBB_D33 G23 D13 FBB_CMD0
FBA_D33 FBA_CMD0 FBB_D33 FBB_CMD0
FBA_D34 AG29 T31 FBA_CMD1 FBB_D34 E24 E14 FBB_CMD1
FBA_D34 FBA_CMD1 FBB_D34 FBB_CMD1
FBA_D35 AF28 U29 FBA_CMD2 FBB_D35 G24 F14 FBB_CMD2
FBA_D35 FBA_CMD2 FBB_D35 FBB_CMD2
FBA_D36 AD30 R34 FBA_CMD3 FBB_D36 D21 A12 FBB_CMD3
FBA_D36 FBA_CMD3 FBB_D36 FBB_CMD3
FBA_D37 AD29 R33 FBA_CMD4 FBB_D37 E21 B12 FBB_CMD4
FBA_D37 FBA_CMD4 FBB_D37 FBB_CMD4
FBA_D38 AC29 U32 FBA_CMD5 FBB_D38 G21 C14 FBB_CMD5
FBA_D38 FBA_CMD5 FBB_D38 FBB_CMD5
FBA_D39 AD28 U33 FBA_CMD6 FBB_D39 F21 B14 FBB_CMD6
FBA_D39 FBA_CMD6 FBB_D39 FBB_CMD6
FBA_D40 AJ29 U28 FBA_CMD7 FBB_D40 G27 G15 FBB_CMD7
FBA_D40 FBA_CMD7 FBB_D40 FBB_CMD7
FBA_D41 AK29 V28 FBA_CMD8 FBB_D41 D27 F15 FBB_CMD8
FBA_D41 FBA_CMD8 FBB_D41 FBB_CMD8

Sheet 11 of 59
FBA_D42 AJ30 V29 FBA_CMD9 FBB_D42 G26 E15 FBB_CMD9
FBA_D42 FBA_CMD9 FBB_D42 FBB_CMD9
FBA_D43 AK28 V30 FBA_CMD10 FBB_D43 E27 D15 FBB_CMD10
FBA_D43 FBA_CMD10 FBB_D43 FBB_CMD10
FBA_D44 AM29 U34 FBA_CMD11 FBB_D44 E29 A14 FBB_CMD11
FBA_D44 FBA_CMD11 FBB_D44 FBB_CMD11
FBA_D45 AM31 U31 FBA_CMD12 FBB_D45 F29 D14 FBB_CMD12
FBA_D45 FBA_CMD12 FBB_D45 FBB_CMD12
FBA_D46 AN29 V34 FBA_CMD13 FBB_D46 E30 A15 FBB_CMD13
FBA_D46 FBA_CMD13 FBB_D46 FBB_CMD13

VGA Frame Buffer


FBA_D47 AM30 V33 FBA_CMD14 FBB_D47 D30 B15 FBB_CMD14
FBA_D47 FBA_CMD14 FBB_D47 FBB_CMD14
C
FBA_D48 AN31 Y32 FBA_CMD15 FBB_D48 A32 C17 FBB_CMD15 C
FBA_D48 FBA_CMD15 FBB_D48 FBB_CMD15
FBA_D49 AN32 AA31 FBA_CMD16 FBB_D49 C31 D18 FBB_CMD16
FBA_D49 FBA_CMD16 FBB_D49 FBB_CMD16
FBA_D50 AP30 AA29 FBA_CMD17 FBB_D50 C32 E18 FBB_CMD17
FBA_D50 FBA_CMD17 FBB_D50 FBB_CMD17
FBA_D51 AP32 AA28 FBA_CMD18 FBB_D51 B32 F18 FBB_CMD18
FBA_D51 FBA_CMD18 FBB_D51 FBB_CMD18
FBA_D52 FBA_CMD19 FBB_D52 A20 FBB_CMD19

Interface
AM33 FBA_D52 FBA_CMD19 AC34 D29 FBB_D52 FBB_CMD19
FBA_D53 AL31 AC33 FBA_CMD20 FBB_D53 A29 B20 FBB_CMD20
FBA_D53 FBA_CMD20 FBB_D53 FBB_CMD20
FBA_D54 AK33 AA32 FBA_CMD21 FBB_D54 C29 C18 FBB_CMD21
FBA_D54 FBA_CMD21 FBB_D54 FBB_CMD21
FBA_D55 AK32 AA33 FBA_CMD22 FBB_D55 B29 B18 FBB_CMD22
FBA_D55 FBA_CMD22 FBB_D55 FBB_CMD22
FBA_D56 AD34 Y28 FBA_CMD23 FBB_D56 B21 G18 FBB_CMD23
FBA_D56 FBA_CMD23 FBB_D56 FBB_CMD23
FBA_D57 AD32 Y29 FBA_CMD24 FBB_D57 C23 G17 FBB_CMD24
FBA_D57 FBA_CMD24 FBB_D57 FBB_CMD24
FBA_D58 AC30 W31 FBA_CMD25 FBB_D58 A21 F17 FBB_CMD25
FBA_D58 FBA_CMD25 FBB_D58 FBB_CMD25
FBA_D59 AD33 Y30 FBA_CMD26 FBB_D59 C21 D16 FBB_CMD26
FBA_D59 FBA_CMD26 FBB_D59 FBB_CMD26
FBA_D60 AF31 AA34 FBA_CMD27 FBB_D60 B24 A18 FBB_CMD27
FBA_D60 FBA_CMD27 FBB_D60 FBB_CMD27

Vinafix.com
FBA_D61 AG34 Y31 FBA_CMD28 FBB_D61 C24 D17 FBB_CMD28
FBA_D61 FBA_CMD28 FBB_D61 FBB_CMD28
FBA_D62 AG32 Y34 FBA_CMD29 FBB_D62 B26 A17 FBB_CMD29
FBA_D62 FBA_CMD29 FBB_D62 FBB_CMD29
FBA_D63 AG33 Y33 FBA_CMD30 FBB_D63 C26 B17 FBB_CMD30
FBA_D63 FBA_CMD30 FBB_D63 FBB_CMD30
FBA_DBI[3:0] V31 FBA_CMD31 FBB_DBI[3:0] E17 FBB_CMD31
12 FBA_DBI[3:0] FBA_CMD31 14 FBB_DBI[3:0] FBB_CMD31
R28 FBA_CMD32 FBVDDQ G14 FBB_CMD32 FBVDDQ
FBA_CMD32 FBB_CMD32
FBA_DBI0 P30 AC28 FBA_CMD33 FBB_DBI0 E11 G20 FBB_CMD33
FBA_DQM0 FBA_CMD33 FBB_DQM0 FBB_CMD33
FBA_DBI1 F31 R32 R16 *60.4_1%_04 FBB_DBI1 E3 C12 R38 *60.4_1%_04
FBA_DQM1 FBA_CMD34 FBB_DQM1 FBB_CMD34
FBA_DBI[7:4] FBA_DBI2 F34 AC32 R28 *60.4_1%_04 FBB_DBI[7:4] FBB_DBI2 A3 C20 R27 *60.4_1%_04
13 FBA_DBI[7:4] FBA_DQM2 FBA_CMD35 15 FBB_DBI[7:4] FBB_DQM2 FBB_CMD35
FBA_DBI3 M32 FBB_DBI3 C9
FBA_DQM3 NV FBB_DQM3 NV
FBA_DBI4 AD31 NV FBB_DBI4 F23 NV
FBA_DQM4 FBB_DQM4
FBA_DBI5 AL29 FBB_DBI5 F27
FBA_DQM5 FBB_DQM5
FBA_DBI6 AM32 FBB_DBI6 C30
FBA_DBI7 AF34
FBA_DQM6 Rubband FBB_DBI7
FBB_DQM6
FBA_DQM7 A24 FBB_DQM7
FBA_EDC[3:0] 2020/01/07 FBB_EDC[3:0]
12 FBA_EDC[3:0] 14 FBB_EDC[3:0]
FBA_EDC0 M31 FBB_EDC0 D10
FBA_DQS_WP0 FBB_DQS_WP0
FBA_EDC1 G31 FBB_EDC1 D5
FBA_DQS_WP1 FBB_DQS_WP1
FBA_EDC[7:4] FBA_EDC2 E33 R30 FBA_CLK0 FBB_EDC[7:4] FBB_EDC2 C3 D12 FBB_CLK0
13 FBA_EDC[7:4] FBA_DQS_WP2 FBA_CLK0 FBA_CLK0 12 15 FBB_EDC[7:4] FBB_DQS_WP2 FBB_CLK0 FBB_CLK0 14
FBA_EDC3 M33 R31 FBA_CLK0# FBB_EDC3 B9 E12 FBB_CLK0#
FBA_DQS_WP3 FBA_CLK0 FBA_CLK0# 12 FBB_DQS_WP3 FBB_CLK0 FBB_CLK0# 14
FBA_EDC4 AE31 AB31 FBA_CLK1 FBB_EDC4 E23 E20 FBB_CLK1
FBA_DQS_WP4 FBA_CLK1 FBA_CLK1 13 FBB_DQS_WP4 FBB_CLK1 FBB_CLK1 15
FBA_EDC5 AK30 AC31 FBA_CLK1# FBB_EDC5 E28 F20 FBB_CLK1#
FBA_DQS_WP5 FBA_CLK1 FBA_CLK1# 13 FBB_DQS_WP5 FBB_CLK1 FBB_CLK1# 15
FBA_EDC6 AN33 FBB_EDC6 B30
FBA_DQS_WP6 FBB_DQS_WP6
FBA_EDC7 AF33 FBB_EDC7 A23
FBA_DQS_WP7 FBB_DQS_WP7

FBA_WCK01 K31 FBB_WCK01 F8


FBA_WCK01 12 FBB_WCK01 14
B FBA_WCK01 L30 FBB_WCK01 E8 B
FBA_WCK01# 12 FBB_WCK01# 14
FBA_WCK23 H34 FBB_WCK23 A5
FBA_WCK23 12 FBB_WCK23 14
FBA_WCK23 J34 FBA_WCK23# 12 FBB_WCK23 A6 FBB_WCK23# 14
FBA_WCK45 AG30 FBB_WCK45 D24
FBA_WCK45 13 FBB_WCK45 15
FBA_WCK45 AG31 FBB_WCK45 D25
FBA_WCK45# 13 FBB_WCK45# 15
FBA_WCK67 AJ34 FBB_WCK67 B27
FBA_WCK67 13 FBB_WCK67 15
FBA_WCK67 AK34 FBB_WCK67 C27
FBA_WCK67# 13 FBB_WCK67# 15
FBA_WCKB01 J30 FBB_WCKB01 D6
FBA_WCKB01 12 FBB_WCKB01 14
FBA_WCKB01 J31 FBB_WCKB01 D7
FBA_WCKB01# 12 FBB_WCKB01# 14
FBA_WCKB23 J32 FBA_WCKB23 12 FBB_WCKB23 C6 FBB_WCKB23 14
FBA_WCKB23 J33 FBB_WCKB23 B6
FBA_WCKB23# 12 FBB_WCKB23# 14
FBA_WCKB45 AH31 FBB_WCKB45 F26
FBA_WCKB45 13 FBB_WCKB45 15
FBA_WCKB45 AJ31 FBB_WCKB45 E26
FBA_WCKB45# 13 FBB_WCKB45# 15
FBA_WCKB67 AJ32 FBB_WCKB67 A26
FBA_WCKB67 13 FBB_WCKB67 15
AJ33 A27
FBA_WCKB67 FBA_WCKB67# 13 FB_PLLAVDD FBB_WCKB67 FBB_WCKB67# 15
FB_VREF_PROBE FB_PLLAVDD Near the GPU FB_PLLAVDD
*3.9pF_50V_02 C69 H31 FB_VREF FBA_PLL_AVDD U27 L11 . HCB1608KF-300T60 1V8_RUN FBB_PLL_AVDD H17

49.9_1%_04 NV R25 C155 C590 C588 NV C90 C593


NV NV
1U_6.3V_X6S_04

22U_6.3V_X6S_08

1U_6.3V_X6S_04
NV
NV_0402

NV_0805

NV_0402

4.7u_6.3V_X6S_06
4.7u_6.3V_X6S_06
DDR A CKE FBVDDQ DDR B CKE FBVDDQ
GND GND FBA_CMD7 R2 10K_04 FBB_CMD7 R42 10K_04 GND GND
GND FBA_CMD33 R1 10K_04 FBB_CMD33 R21 10K_04
NV NV NV
NV NV FBA_CMD2 R3 10K_04 FBB_CMD2 R317 10K_04
FBA_CMD18 R4 10K_04 FBB_CMD18 R299 10K_04
NV NV NV NV
NV NV NV NV

RESET RESET

A A

10,11,16,19,55 1V8_RUN
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
12,13,14,15,19,20,53 FBVDDQ Title
10,11,16,19,55 1V8_RUN [11] VGA Frame Buffer Interfac
Size Document Number Rev
Custom N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 11 of 59


5 4 3 2 1

B - 12 VGA Frame Buffer Interface


Schematic Diagrams

VGA Frame Buffer A


5 4 3 2 1
NV⺢
嬘枸
䔁 ⮎槿 .11/28 ja
ck y

M10C
M10D

11,13 FBA_CMD[33:0] FBA_CMD13 H3 FBA_VREFC


CA0_A VREFC K1
FBA_CMD15 G11 FBA_VREFC 13
CA1_A FBVDDQ
FBA_CMD0 G4
CA2_A
FBA_CMD9 H12 A11 A1
CA3_A VSS VDD
FBA_CMD11 H5 A13 A14
11 FBA_D[31:0] CA4_A VSS VDD
FBA_CMD12 H10 A2 E10
CA5_A VSS VDD
D
FBA_CMD3 J12 A4 E5 D
M10B CA6_A VSS VDD
FBA_CMD4 J11 B1 H13
M10A CA7_A VSS VDD
FBA_CMD6 J4 B14 H2
CA8_A VSS VDD
NORMAL FBA_CMD5 J3 C10 L13
CA9_A VSS VDD
NORMAL FBA_CMD8 J5 C12 L2
CABI_A VSS VDD
x16 x8 FBA_CMD7 G10 C3 P10
CKE_A VSS VDD
FBA_D2 B4 FBA_D25 U4 C5 P5
DQ0_A DQ0_B NC VSS VDD
FBA_D3 A3 FBA_D27 V3 N5 D1 V1
DQ1_A DQ1_B NC TCK VSS VDD
FBA_D0 B3 FBA_D26 U3 F10 D12 V14
DQ2_A DQ2_B NC TDI VSS VDD
FBA_D1 B2 FBA_D24 U2 N10 D14
DQ3_A DQ3_B NC TDO VSS
FBA_D4 E3 FBA_D31 P3 F5 D3
DQ4_A DQ4_B NC TMS VSS
FBA_D7 E2 FBA_D29 P2 E11
DQ5_A DQ5_B NC VSS
FBA_D5 F2 FBA_D28 N2 E4
DQ6_A DQ6_B NC VSS
FBA_D6 G2 FBA_D30 M2 FBA_CMD10 L3 F1 FBVDDQ
DQ7_A DQ7_B NC CA0_B VSS
FBA_CMD1 M11 F12
CA1_B VSS

B.Schematic Diagrams
FBA_EDC0 C2 FBA_EDC3 T2 FBA_CMD32 M4 F14 B10
EDC0_A EDC0_B GND CA2_B VSS VDDQ
FBA_DBI0 D2 FBA_DBI3 R2 FBA_CMD14 L12 F3 B5
DBI0_A DBI0_B NC CA3_B VSS VDDQ
FBA_CMD11 L5 G1 C1
CA4_B VSS VDDQ
D4 R4 FBA_CMD12 L10 G12 C11
11 FBA_W CK01 WCK0_t_A 11 FBA_W CKB23 WCK0_t_B NC CA5_B VSS VDDQ
D5 R5 FBA_CMD3 K12 G14 C14
11 FBA_W CK01# WCK0_c_A 11 FBA_W CKB23# WCK0_c_B NC CA6_B VSS VDDQ
FBA_CMD4 K11 G3 C4
CA7_B VSS VDDQ
FBA_D18 U11 FBA_CMD6 K4 H11 E1
DQ8_B CA8_B VSS VDDQ
FBA_D16 V12 FBA_CMD5 K3 H4 E14

Sheet 12 of 59
x16 x8 DQ9_B CA9_B VSS VDDQ
FBA_D8 B11 FBA_D17 U12 FBA_CMD8 K5 L11 F11
DQ8_A
NC DQ10_B CABI_B VSS VDDQ
FBA_D11 A12 FBA_D19 U13 FBA_CMD7 M10 L4 F4
DQ9_A NC DQ11_B CKE_B VSS VDDQ
FBA_D10 B12 FBA_D21 P12 J14 FBA_ZQ_1_A M1 H1
DQ10_A NC DQ12_B ZQ_A VSS VDDQ
FBA_D9 B13 FBA_D20 P13 K14 FBA_ZQ_1_B M12 H14

VGA Frame Buffer


DQ11_A NC DQ13_B ZQ_B VSS VDDQ
FBA_D12 E12 FBA_D22 N13 M14 J13
DQ12_A NC DQ14_B VSS VDDQ
FBA_D14 E13 FBA_D23 M13 M3 J2
DQ13_A NC DQ15_B R279 VSS VDDQ
C FBA_D15 F13 R276 N1 K13 C
DQ14_A NC VSS VDDQ
FBA_D13 G13 FBA_EDC2 T13 FBA_CMD2 J1 N12 K2

A
DQ15_A NC EDC1_B RESET 121_1%_04 VSS VDDQ
FBA_DBI2 R13 121_1%_04 N14 L1
DBI1_B VSS VDDQ
FBA_EDC1 C13 N3 L14
EDC1_A GND VSS VDDQ
FBA_DBI1 D13 R11 P11 N11
DBI1_A NC 11 FBA_W CK23 WCK1_t_B VSS VDDQ
R10 WCK1_c_B K10 CLK_c P4 VSS VDDQ N4
11 FBA_W CK23# 11 FBA_CLK0#
D11 WCK1_t_A NC J10 CLK_t VRAM VRAM R1 VSS VDDQ P1
11 FBA_W CKB01 11 FBA_CLK0
D10 WCK1_c_A NC R12 VSS VDDQ P14

Vinafix.com
11 FBA_W CKB01#
R14 VSS VDDQ T1
RFU_A G5 R3 VSS VDDQ T11
K4Z80325BC-HC14 (16*256M*2CH) K4Z80325BC-HC14 (16*256M*2CH) M5 T10 T14
RFU_B VSS VDDQ
P/N = COMMON T12 VSS VDDQ T4
VRAM P/N = T3 VSS VDDQ U10
VRAM T5 VSS VDDQ U5
U1 VSS
11 FBA_EDC[3:0] FBA_EDC0 11 FBA_DBI[3:0] FBA_DBI0 U14 VSS
FBA_EDC1 FBA_DBI1 V11 VSS
FBA_EDC2 FBA_DBI2 V13
K4Z80325BC-HC14 (16*256M*2CH) VSS
FBA_EDC3 FBA_DBI3 V2 VSS
COMMON V4 VSS 1V8_AON
P/N =
VPP A10

FBVDDQ 1uF x 18
VRAM A5
VPP
GND VPP V10
VPP V5

FBVDDQ 10uF x 6
FBVDDQ 22uF x 5
K4Z80325BC-HC14 (16*256M*2CH)
B COMMON B
P/N =
Directly under DRAM VRAM

FBVDDQ
Around DRAM Close to DRAM FBVDDQ FBVDDQ

C25 C16 C6 C5 C15 C26 1V8 AON 1uF x 4 R274


C541 C537 C535 C573 C569 *549_1%_04
10u_4V_X6S_06
10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

C22 C539 C557 VRAM


NV_0402

NV_0402

NV_0402

NV_0402

NV_0402

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

FBA_VREFC
NV_0402

NV_0402

NV_0402

OPTION, Under DRAM


1V8_AON
C41 C42 C530 C528 R275
R280 C542
1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04
1K_1%_04 *931_1%_04
VRAM VRAM VRAM VRAM VRAM VRAM VRAM *820p_50V_X7R_04
VRAM VRAM VRAM VRAM VRAM VRAM VRAM VRAM VRAM VRAM
GND
FBVDDQ GND

D
FBVDDQ
GND GND
Q24
G *2SK3018S3
14,16 GPIO10_FBVREF_ALTV
VRAM

S
C45 C27 C18 C30 C13 C533 C536 C4
A C571 C561 C554 C546 A
22U_6.3V_X6S_08

22U_6.3V_X6S_08

22U_6.3V_X6S_08

22U_6.3V_X6S_08

22U_6.3V_X6S_08

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

C532 C28 C43 VRAM VRAM VRAM VRAM


NV_0805

NV_0805

NV_0805

NV_0805

NV_0805

GND
NV_0402

NV_0402

NV_0402

NV_0402

NV_0402

NV_0402

NV_0402

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04
NV_0402

NV_0402

NV_0402

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
10,13,14,15,16,17,19,54,55 1V8_AON Title
VRAM VRAM VRAM VRAM VRAM
VRAM VRAM VRAM 11,13,14,15,19,20,53 FBVDDQ [12] VGA Frame Buffer A
VRAM VRAM VRAM VRAM VRAM VRAM VRAM
GND Size Document Number Rev
GND A3 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 12 of 59


5 4 3 2 1

VGA Frame Buffer A B - 13


Schematic Diagrams

VGA Frame Buffer A


5 4 3 2 1

M11C M11D

11,12 FBA_CMD[33:0] FBA_CMD29 H3


CA0_A VREFC K1 FBA_VREFC 12 FBVDDQ
FBA_CMD31 G11
CA1_A
FBA_CMD16 G4 A11 A1
CA2_A VSS VDD
FBA_CMD25 H12 C540 A13 A14
CA3_A VSS VDD
D
FBA_CMD22 H5 0.01u_16V_X7R_04 A2 E10 D
11 FBA_D[63:32] CA4_A VSS VDD
FBA_CMD21 H10 VRAM A4 E5
CA5_A VSS VDD

NV_0402
FBA_CMD24 J12 B1 H13
M11B CA6_A VSS VDD
FBA_CMD23 J11 B14 H2
M11A CA7_A VSS VDD
FBA_CMD26 J4 C10 L13
CA8_A VSS VDD
NORMAL FBA_CMD17 J3 C12 L2
CA9_A VSS VDD
NORMAL FBA_CMD30 J5 C3 P10
CABI_A VSS VDD
x16 x8 FBA_CMD33 G10 C5 P5
CKE_A VSS VDD
FBA_D40 B4 FBA_D50 U4 D1 V1
DQ0_A DQ0_B NC VSS VDD
FBA_D41 A3 FBA_D49 V3 N5 D12 V14
DQ1_A DQ1_B NC TCK VSS VDD
FBA_D42 B3 FBA_D48 U3 F10 D14
DQ2_A DQ2_B NC TDI VSS
FBA_D43 B2 FBA_D51 U2 N10 D3
DQ3_A DQ3_B NC TDO VSS
FBA_D45 E3 FBA_D52 P3 F5 E11
DQ4_A DQ4_B NC TMS VSS
FBA_D44 E2 FBA_D53 P2 E4 FBVDDQ
DQ5_A DQ5_B NC VSS
FBA_D47 F2 FBA_D54 N2 F1
DQ6_A DQ6_B NC VSS
FBA_D46 FBA_D55 FBA_CMD27 L3
B.Schematic Diagrams

G2 DQ7_A
M2 DQ7_B NC CA0_B F12 VSS
FBA_CMD28 M11 F14 B10
CA1_B VSS VDDQ
FBA_EDC5 C2 FBA_EDC6 T2 FBA_CMD19 M4 F3 B5
EDC0_A EDC0_B GND CA2_B VSS VDDQ
FBA_DBI5 D2 FBA_DBI6 R2 FBA_CMD20 L12 G1 C1
DBI0_A DBI0_B NC CA3_B VSS VDDQ
FBA_CMD22 L5

Sheet 13 of 59
CA4_B G12 VSS VDDQ C11
D4 R4 FBA_CMD21 L10 G14 C14
11 FBA_W CKB45 WCK0_t_A 11 FBA_W CK67 WCK0_t_B NC CA5_B VSS VDDQ
D5 R5 FBA_CMD24 K12 G3 C4
11 FBA_W CKB45# WCK0_c_A 11 FBA_W CK67# WCK0_c_B NC CA6_B VSS VDDQ
FBA_CMD23 K11 H11 E1
CA7_B VSS VDDQ
FBA_D58 FBA_CMD26 K4

VGA Frame Buffer


U11 DQ8_B CA8_B H4 VSS VDDQ E14
x16 x8 FBA_D57 V12 FBA_CMD17 K3 L11 F11
DQ9_B CA9_B VSS VDDQ
FBA_D34 B11 FBA_D59 U12 FBA_CMD30 K5 L4 F4
DQ8_A
NC DQ10_B CABI_B VSS VDDQ
FBA_D35 A12 FBA_D56 U13 FBA_CMD33 M10 M1 H1
DQ9_A NC DQ11_B CKE_B VSS VDDQ

A
FBA_D32 B12 FBA_D60 P12 J14 FBA_ZQ_2_A M12 H14
DQ10_A NC DQ12_B ZQ_A VSS VDDQ
FBA_D33 B13 FBA_D61 P13 K14 FBA_ZQ_2_B M14 J13
DQ11_A NC DQ13_B ZQ_B VSS VDDQ
C FBA_D36 E12 FBA_D63 N13 M3 J2 C
DQ12_A NC DQ14_B VSS VDDQ
FBA_D37 E13 FBA_D62 M13 N1 K13
DQ13_A NC DQ15_B VSS VDDQ
FBA_D38 F13 R277 R281 N12 K2
DQ14_A NC VSS VDDQ
FBA_D39 G13 FBA_EDC7 T13 FBA_CMD18 J1 N14 L1
DQ15_A NC EDC1_B RESET VSS VDDQ
FBA_DBI7 R13 121_1%_04 121_1%_04 N3 L14
DBI1_B VSS VDDQ
FBA_EDC4 C13 VRAM VRAM P11 N11
EDC1_A GND VSS VDDQ
FBA_DBI4 D13 R11 P4 N4
DBI1_A NC 11 FBA_W CKB67 WCK1_t_B VSS VDDQ
R10 WCK1_c_B K10 CLK_c R1 VSS VDDQ P1
11 FBA_W CKB67# 11 FBA_CLK1#
D11 WCK1_t_A J10 R12 P14

Vinafix.com
11 FBA_W CK45 NC
11 FBA_CLK1 CLK_t VSS VDDQ
D10 WCK1_c_A NC R14 VSS VDDQ T1
11 FBA_W CK45#
R3 VSS VDDQ T11
RFU_A G5 T10 VSS VDDQ T14
K4Z80325BC-HC14 (16*256M*2CH) K4Z80325BC-HC14 (16*256M*2CH) M5 T12 T4
RFU_B VSS VDDQ
P/N = COMMON T3 VSS VDDQ U10
VRAM P/N = T5 VSS VDDQ U5
VRAM U1 VSS
U14 VSS
V11 VSS
11 FBA_DBI[7:4] 11 FBA_EDC[7:4]
V13 VSS
V2 VSS

FBVDDQ 1uF x 18
FBA_DBI4 FBA_EDC4 K4Z80325BC-HC14 (16*256M*2CH) V4 1V8_AON
VSS
FBA_DBI5 FBA_EDC5 COMMON
FBA_DBI6 FBA_EDC6 A10
P/N = VPP

FBVDDQ 10uF x 6
FBA_DBI7 FBA_EDC7 A5
VRAM VPP
GND VPP V10
VPP V5

FBVDDQ 22uF x 5
B K4Z80325BC-HC14 (16*256M*2CH) B
COMMON
FBVDDQ Around DRAM FBVDDQ P/N =
Close to DRAM Directly under DRAM
VRAM

C12 C40 C534 C39 C44 C7 1V8 AON 1uF x 4


C547 C570 C24 C34 C2
10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

C9 C33 C11
OPTION, Under DRAM
1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04
1V8_AON
NV_0402

NV_0402

NV_0402

NV_0402

NV_0402

NV_0402

NV_0402

NV_0402
C531 C529 C576 C575

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04
VRAM VRAM VRAM VRAM VRAM VRAM VRAM VRAM VRAM VRAM VRAM VRAM VRAM
VRAM
GND
FBVDDQ GND
FBVDDQ

C29 C20 C17 C21 C23


C568 C538 C552 C527 C19 VRAM VRAM VRAM VRAM
C8 C10
22U_6.3V_X6S_08

22U_6.3V_X6S_08

22U_6.3V_X6S_08

22U_6.3V_X6S_08

22U_6.3V_X6S_08

C1
NV_0805

NV_0805

NV_0805

NV_0805

NV_0805

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

C14 C3

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04
NV_0402

NV_0402

NV_0402

NV_0402

NV_0402

NV_0402

NV_0402

A A

NV_0402

NV_0402

NV_0402
VRAM VRAM VRAM VRAM VRAM
VRAM VRAM VRAM VRAM VRAM VRAM VRAM
VRAM
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
VRAM VRAM 10,12,14,15,16,17,19,54,55 1V8_AON Title
GND GND
11,12,14,15,19,20,53 FBVDDQ [13] VGA Frame Buffer A
Size Document Number Rev
A3 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 13 of 59


5 4 3 2 1

B - 14 VGA Frame Buffer A


Schematic Diagrams

VGA Frame Buffer B

5 4 3 2 1

M12D
M12C

FBVDDQ
11,15 FBB_CMD[33:0] FBB_CMD13 FBB_VREFC
H3 CA0_A VREFC K1
FBB_CMD15 FBB_VREFC 15
G11 CA1_A A11 VSS VDD A1
FBB_CMD0 G4 A13 A14
CA2_A VSS VDD
FBB_CMD9 H12 A2 E10
11 FBB_D[31:0] CA3_A VSS VDD
FBB_CMD11 H5 A4 E5
CA4_A VSS VDD
FBB_CMD12 H10 B1 H13
M12B CA5_A VSS VDD
D
FBB_CMD3 J12 B14 H2 D
M12A CA6_A VSS VDD
FBB_CMD4 J11 C10 L13
CA7_A VSS VDD
NORMAL FBB_CMD6 J4 C12 L2
CA8_A VSS VDD
NORMAL FBB_CMD5 J3 C3 P10
CA9_A VSS VDD
x16 x8 FBB_CMD8 J5 C5 P5
CABI_A VSS VDD
FBB_D0 B4 FBB_D26 U4 FBB_CMD7 G10 D1 V1
DQ0_A DQ0_B NC CKE_A VSS VDD
FBB_D1 A3 FBB_D27 V3 D12 V14
DQ1_A DQ1_B NC VSS VDD
FBB_D2 B3 FBB_D25 U3 N5 D14
DQ2_A DQ2_B NC TCK VSS
FBB_D3 B2 FBB_D24 U2 F10 D3
DQ3_A DQ3_B NC TDI VSS
FBB_D4 E3 FBB_D29 P3 N10 E11
DQ4_A DQ4_B NC TDO VSS
FBB_D5 E2 FBB_D31 P2 F5 E4
DQ5_A DQ5_B NC TMS VSS
FBB_D6 F2 FBB_D28 N2 F1 FBVDDQ

B.Schematic Diagrams
DQ6_A DQ6_B NC VSS
FBB_D7 G2 FBB_D30 M2 F12
DQ7_A DQ7_B NC VSS
FBB_CMD10 L3 F14 B10
CA0_B VSS VDDQ
FBB_EDC0 C2 FBB_EDC3 T2 FBB_CMD1 M11 F3 B5
EDC0_A EDC0_B GND CA1_B VSS VDDQ
FBB_DBI0 D2 FBB_DBI3 R2 FBB_CMD32 M4 G1 C1
DBI0_A DBI0_B NC CA2_B VSS VDDQ
FBB_CMD14 L12 G12 C11
CA3_B VSS VDDQ
D4 R4 FBB_CMD11 L5 G14 C14
11 FBB_W CK01 WCK0_t_A 11 FBB_W CKB23 WCK0_t_B NC CA4_B VSS VDDQ
D5 R5 FBB_CMD12 L10 G3 C4
11 FBB_W CK01# WCK0_c_A 11 FBB_W CKB23# WCK0_c_B NC CA5_B VSS VDDQ

Sheet 14 of 59
FBB_CMD3 K12 H11 E1
CA6_B VSS VDDQ
FBB_D18 U11 FBB_CMD4 K11 H4 E14
DQ8_B CA7_B VSS VDDQ
x16 x8 FBB_D17 V12 FBB_CMD6 K4 L11 F11
DQ9_B CA8_B VSS VDDQ
FBB_D10 B11 FBB_D19 U12 FBB_CMD5 K3 L4 F4
NC DQ10_B CA9_B VSS VDDQ

VGA Frame Buffer


FBB_D11 DQ8_A FBB_D16 FBB_CMD8
A12 DQ9_A NC U13 DQ11_B K5 CABI_B M1 VSS VDDQ H1
FBB_D8 B12 FBB_D20 P12 FBB_CMD7 M10 M12 H14
DQ10_A NC DQ12_B CKE_B VSS VDDQ
FBB_D9 B13 FBB_D21 P13 J14 FBB_ZQ_1_A M14 J13
DQ11_A NC DQ13_B ZQ_A VSS VDDQ
FBB_D12 E12 FBB_D22 N13 K14 FBB_ZQ_1_B M3 J2
DQ12_A NC DQ14_B ZQ_B VSS VDDQ

B
FBB_D14 E13 FBB_D23 M13 N1 K13
DQ13_A NC DQ15_B VSS VDDQ
FBB_D15 F13 N12 K2
DQ14_A NC VSS VDDQ
C FBB_D13 G13 FBB_EDC2 T13 R352 R353 N14 L1 C
DQ15_A NC EDC1_B VSS VDDQ
FBB_DBI2 R13 FBB_CMD2 J1 N3 L14
DBI1_B RESET VSS VDDQ
FBB_EDC1 C13 121_1%_04 121_1%_04 P11 N11
EDC1_A GND VSS VDDQ
FBB_DBI1 D13 R11 P4 N4
DBI1_A NC 11 FBB_W CK23 WCK1_t_B VSS VDDQ
R10 R1 P1

Vinafix.com
11 FBB_W CK23# WCK1_c_B VRAM VRAM VSS VDDQ
D11 WCK1_t_A NC K10 CLK_c R12 VSS VDDQ P14
11 FBB_W CKB01 11 FBB_CLK0#
D10 WCK1_c_A NC J10 CLK_t R14 VSS VDDQ T1
11 FBB_W CKB01# 11 FBB_CLK0
R3 VSS VDDQ T11
T10 VSS VDDQ T14
K4Z80325BC-HC14 (16*256M*2CH) K4Z80325BC-HC14 (16*256M*2CH) G5 T12 T4
RFU_A VSS VDDQ
P/N = COMMON RFU_B M5 T3 VSS VDDQ U10
VRAM P/N = T5 VSS VDDQ U5
VRAM U1 VSS
11 FBB_DBI[3:0] FBB_DBI0 11 FBB_EDC[3:0] FBB_EDC0 U14 VSS
FBB_DBI1 FBB_EDC1 V11 VSS
FBB_DBI2 FBB_EDC2 V13 VSS
FBB_DBI3 FBB_EDC3 V2 VSS
V4 VSS 1V8_AON
K4Z80325BC-HC14 (16*256M*2CH)
COMMON A10
VPP
P/N = VPP A5

FBVDDQ 1uF x 18
GND V10
VRAM VPP
VPP V5

FBVDDQ 10uF x 6 K4Z80325BC-HC14 (16*256M*2CH)

B
FBVDDQ 22uF x 5 COMMON
P/N = B
Directly under DRAM VRAM
FBVDDQ Around DRAM Close to DRAM FBVDDQ
cost del,Ivy10/11
FBVDDQ

C252 C599 C292 C246 C185 C305


C189 C182 C183
1V8 AON 1uF x 4
10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

C635 C600 C184 C630 C288 C603 R313


1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

*549_1%_04
NV_0402

NV_0402

NV_0402

NV_0402

NV_0402

NV_0402

NV_0402

NV_0402

NV_0402

OPTION, Under DRAM VRAM


1V8_AON FBB_VREFC
C243 C260 C616 C604
1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04
R310
VRAM VRAM VRAM VRAM VRAM VRAM VRAM VRAM VRAM VRAM VRAM VRAM VRAM VRAM R307 C595
VRAM 1K_1%_04 *931_1%_04
*820p_50V_X7R_04
GND GND VRAM VRAM
FBVDDQ FBVDDQ VRAM

D
GND GND
Q28
C54 C638 C50 C48 C310 G *2SK3018S3
12,16 GPIO10_FBVREF_ALTV
C299 C180 C259

S
22U_6.3V_X6S_08

22U_6.3V_X6S_08

22U_6.3V_X6S_08

22U_6.3V_X6S_08
22U_6.3V_X6S_08

C633 C629 C601 C632 C636 C602 VRAM VRAM VRAM VRAM VRAM
NV_0805

NV_0805

NV_0805

NV_0805

NV_0805

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04
NV_0402

NV_0402

NV_0402

NV_0402

NV_0402

NV_0402

NV_0402

NV_0402

NV_0402

A A
GND

VRAM VRAM VRAM VRAM VRAM


VRAM VRAM VRAM VRAM VRAM
VRAM
VRAM VRAM
VRAM
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
GND Title
GND [14] VGA Frame Buffer B
Size Document Number Rev
10,12,13,15,16,17,19,54,55
11,12,13,15,19,20,53
1V8_AON
FBVDDQ
A3 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 14 of 59


5 4 3 2 1

VGA Frame Buffer B B - 15


Schematic Diagrams

VGA Frame Buffer B


5 4 3 2 1

M13C
M13D FBVDDQ
11,14 FBB_CMD[33:0]
FBB_CMD29 H3 K1
CA0_A VREFC FBB_VREFC 14
FBB_CMD31 G11 CA1_A
FBB_CMD16 G4 CA2_A
FBB_CMD25 H12 C582 A11 A1
CA3_A VSS VDD
FBB_CMD22 H5 0.01u_16V_X7R_04 A13 A14
11 FBB_D[63:32] CA4_A VSS VDD
FBB_CMD21 H10 VRAM A2 E10
CA5_A VSS VDD

NV_0402
FBB_CMD24 J12 A4 E5
M13B CA6_A VSS VDD
D
FBB_CMD23 J11 B1 H13 D
CA7_A VSS VDD
FBB_CMD26 J4 B14 H2
M13A CA8_A VSS VDD
NORMAL FBB_CMD17 J3 C10 L13
CA9_A VSS VDD
FBB_CMD30 J5 C12 L2
CABI_A VSS VDD
NORMAL x16 x8 FBB_CMD33 G10 C3 P10
CKE_A VSS VDD
FBB_D50 U4 C5 P5
DQ0_B NC VSS VDD
FBB_D42 B4 FBB_D49 V3 N5 D1 V1
DQ0_A DQ1_B NC TCK VSS VDD
FBB_D43 A3 FBB_D51 U3 F10 D12 V14
DQ1_A DQ2_B NC TDI VSS VDD
FBB_D40 B3 FBB_D48 U2 N10 D14
DQ2_A DQ3_B NC TDO VSS
FBB_D41 B2 FBB_D52 P3 F5 D3
DQ3_A DQ4_B NC TMS VSS
FBB_D44 E3 FBB_D55 P2 E11
DQ4_A DQ5_B NC VSS
FBB_D47 E2 FBB_D53 N2 E4 FBVDDQ
DQ5_A DQ6_B NC VSS
FBB_D46 F2 FBB_D54 M2 FBB_CMD27 L3 F1
DQ6_A DQ7_B NC CA0_B VSS
FBB_D45 G2 FBB_CMD28 M11 F12
DQ7_A CA1_B VSS
FBB_EDC6 T2 FBB_CMD19 M4 F14 B10
EDC0_B GND CA2_B VSS VDDQ
FBB_EDC5 C2 FBB_DBI6 R2 FBB_CMD20 L12 F3 B5
EDC0_A DBI0_B NC CA3_B VSS VDDQ
B.Schematic Diagrams

FBB_DBI5 D2 FBB_CMD22 L5 G1 C1
DBI0_A CA4_B VSS VDDQ
R4 FBB_CMD21 L10 G12 C11
11 FBB_W CK67 WCK0_t_B NC CA5_B VSS VDDQ
D4 R5 FBB_CMD24 K12 G14 C14
11 FBB_W CKB45 WCK0_t_A 11 FBB_W CK67# WCK0_c_B NC CA6_B VSS VDDQ
D5 FBB_CMD23 K11 G3 C4
WCK0_c_A CA7_B VSS VDDQ

Sheet 15 of 59
11 FBB_W CKB45# FBB_D57 FBB_CMD26
U11 DQ8_B K4 CA8_B H11 VSS VDDQ E1
FBB_D56 V12 FBB_CMD17 K3 H4 E14
DQ9_B CA9_B VSS VDDQ
x16 x8 FBB_D58 U12 FBB_CMD30 K5 L11 F11
DQ10_B CABI_B VSS VDDQ
FBB_D34 B11 FBB_D59 U13 FBB_CMD33 M10 L4 F4
NC DQ11_B CKE_B VSS VDDQ

VGA Frame Buffer


FBB_D35 DQ8_A FBB_D61
A12 DQ9_A NC P12 DQ12_B ZQ_A J14 FBB_ZQ_2_A M1 VSS VDDQ H1
FBB_D32 B12 FBB_D60 P13 K14 FBB_ZQ_2_B M12 H14
DQ10_A NC DQ13_B ZQ_B VSS VDDQ
FBB_D33 B13 FBB_D63 N13 M14 J13
DQ11_A NC DQ14_B VSS VDDQ
FBB_D36 E12 FBB_D62 M13 M3 J2

B
DQ12_A NC DQ15_B VSS VDDQ
FBB_D37 E13 R300 R302 N1 K13
DQ13_A NC VSS VDDQ
C FBB_D39 F13 FBB_EDC7 T13 FBB_CMD18 J1 N12 K2 C
DQ14_A NC EDC1_B RESET VSS VDDQ
FBB_D38 G13 FBB_DBI7 R13 121_1%_04 121_1%_04 N14 L1
DQ15_A NC DBI1_B VSS VDDQ
VRAM VRAM N3 VSS VDDQ L14
FBB_EDC4 C13 R11 P11 N11
EDC1_A GND
11 FBB_W CKB67 WCK1_t_B VSS VDDQ
FBB_DBI4 D13 R10 K10 P4 N4
DBI1_A NC 11 FBB_W CKB67# WCK1_c_B 11 FBB_CLK1# CLK_c VSS VDDQ
J10 CLK_t R1 VSS VDDQ P1
11 FBB_CLK1
D11 WCK1_t_A NC R12 VSS VDDQ P14
11 FBB_W CK45
D10 WCK1_c_A NC R14 VSS VDDQ T1
11 FBB_W CK45#
RFU_A G5 R3 VSS VDDQ T11
K4Z80325BC-HC14 (16*256M*2CH)

Vinafix.com
RFU_B M5 T10 VSS VDDQ T14
K4Z80325BC-HC14 (16*256M*2CH) COMMON T12 VSS VDDQ T4
P/N = P/N = T3 VSS VDDQ U10
VRAM VRAM T5 VSS VDDQ U5
U1 VSS
U14 VSS
11 FBB_DBI[7:4] 11 FBB_EDC[7:4]
V11 VSS
FBB_DBI4 FBB_EDC4 V13
K4Z80325BC-HC14 (16*256M*2CH) VSS
FBB_DBI5 FBB_EDC5 V2 1V8_AON
VSS
FBB_DBI6 FBB_EDC6 V4
COMMON VSS

FBVDDQ 1uF x 18
FBB_DBI7 FBB_EDC7
P/N = A10
VPP
VRAM VPP A5

FBVDDQ 10uF x 6 VPP


VPP
V10
V5

FBVDDQ 22uF x 5 K4Z80325BC-HC14 (16*256M*2CH)

B B
FBVDDQ Close to DRAM
COMMON
Around DRAM cost del,Ivy10/11 FBVDDQ Directly under DRAM 1V8 AON 1uF x 4 P/N =
VRAM
C72 C80 C67 C68 C83 C57
OPTION, Under DRAM
1V8_AON
C591 C589
10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

10u_4V_X6S_06

C89 C65 C60 C61 C52 C58 C55


1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04

1u_6.3V_X6S_04
C62 C82 C70
NV_0402

NV_0402

NV_0402

NV_0402

NV_0402

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04
NV_0402

NV_0402

NV_0402
VRAM VRAM VRAM VRAM VRAM VRAM VRAM VRAM VRAM VRAM VRAM

VRAM VRAM VRAM


GND

FBVDDQ FBVDDQ GND VRAM VRAM VRAM VRAM

C46 C51 C53 C47 C49


C579 C581 C583 C584
22U_6.3V_X6S_08

22U_6.3V_X6S_08

22U_6.3V_X6S_08

22U_6.3V_X6S_08

22U_6.3V_X6S_08

C587 C586 C585 C66 C59 C71


NV_0805

NV_0805

NV_0805

NV_0805

NV_0805

1U_6.3V_X6S_04
1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04

1U_6.3V_X6S_04
NV_0402
NV_0402

NV_0402

NV_0402

NV_0402

NV_0402

NV_0402

NV_0402

NV_0402

NV_0402
A A

VRAM VRAM VRAM VRAM VRAM


VRAM VRAM VRAM VRAM VRAM VRAM VRAM
VRAM
VRAM VRAM
10,12,13,14,16,17,19,54,55 1V8_AON
ᙔ Ϻ ႝ တ DMFWP DP/
11,12,13,14,19,20,53 FBVDDQ Title
GND GND [15] VGA Frame Buffer B
Size Document Number Rev
A3 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 15 of 59


5 4 3 2 1

Vinafix.com

B - 16 VGA Frame Buffer B


Schematic Diagrams

VGA I/O
5 4 3 2 1
U153M
U153L ?
?
?
? COMMON
COMMON 6/17 IFPC
7/17 IFPD
AF8 IFPCD_RSET

HDMI DP
HDMI DP
IFPC_AUX_SDA AG2
IFPD_AUX_SDA AK2 IFPC_AUX_SCL AG3
IFPD_AUX_SCL AK3

IFPC_L3 AG4
TXC
IFPD_L3 AK5 AF7 IFPCD_PLLVDD IFPC_L3 AG5
TXC TXC
IFPD TXC IFPD_L3 AK4
D AH4 D
TXD0 IFPC_L2
IFPD_L2 AL4 TXD0 IFPC_L2 AH3
TXD0
IFPD_L2 AL3
TXD0
IFPC TXD1 IFPC_L1 AJ2
TXD1 IFPD_L1 AM4 TXD1 IFPC_L1 AJ3
TXD1 IFPD_L1 AM3
TXD2 IFPC_L0 AJ1
IFPD_L0 AM2 TXD2 IFPC_L0 AK1
TXD2
IFPD_L0 AM1
TXD2
AF6 IFP_IOVDD

⍇㛔 I 2C㓡 ㆸ S MBUS㇨ẍᶵ ᶲ ẞ
AG6 IFP_IOVDD

NV3V3
NV3V3 1V8_RUN
NV
NV

R395 R396
1V8_AON *10K_04 R374 R373
*10K_04
U19 NV NV *10K_04 *10K_04 U153N
SN74LV1T32DCKR NV NV ?
5

Q34A ?

2
1 *MTDK3S6R COMMON

G
GPIO12_AC_DETECT 4 AC/BATL# 49
8/17 IFPE
2 I2CC_SCL 1 6
VBATT_BOOST# 39 I2CC_SCL_PP 50,53
1.8V AD6 IFPE_RSET

B.Schematic Diagrams
G
NV
䁢ᶵ旵柣
3

H
NV HDMI DP
L 䁢昌柣 I2CC_SDA 4 3
I2CC_SDA_PP 50,53 AB4
Q34B IFPE_AUX_SDA

D
AC_IN 䁢 AB8 IFPE_PLLVDD IFPE_AUX_SCL AB3
H, *MTDK3S6R

Sheet 16 of 59
AC/BATL#
BATTERY 䁢 L
C NV C
EC Alway low, IFPE_L3 AC5
TXC
DGPIO12_AC_DETECT⎒㚱 b i o s 忂䞍 ㇵ ≽ἄ, IFPE_L3 AC4
ᶵ䃞㯠 怈 㗗L OW TXC

NV3V3 1V8_RUN IFPE_L2 AC3

VGA I/O
TXD0
TXD0 IFPE_L2 AC2

NV IFPE_L1 AC1
GPU_PEX_RST# R335 *10K_04 TXD1
IFPE_L1 AD1
3.3VS TXD1
Q30A R407 R406
2

MTDK3S6R AD3
G

0_04 *0_04 TXD2 IFPE_L0


NV NV TXD2 IFPE_L0 AD2
GPIO9_THERM_ALERT# 1 6
d_GPIO9_ALERT_FAN 39
S

NV
I2CB_SDA R397 NV 2.2K_1%_04 AC7 IFP_IOVDD
R334 *10K_04 I2CB_SCL R398 NV 2.2K_1%_04 AC8
3.3VS IFP_IOVDD
S

NV_OVERT# 4 3
17 NV_OVERT# NV dGPU_GPIO8_OVERT 39 I2CC_SDA R391 2.2K_1%_04 NV
I2CC_SCL R393 2.2K_1%_04
GPU_PEX_RST# MTDK3S6R Rubband
G

10,17 GPU_PEX_RST# Q30B 2019/12/27 NV


5

NV
NV
NV3V3 1V8_RUN 1V8_AON
NV3V3

Vinafix.com
R344 *10K_04
R339 R340
R345
*0_04 *0_04
0_04 C624NV *0.1u_10V_X7R_04
NV NV NV
NV R351 0_04 U153K
1V8_AON 17,28 DGPU_RST#_PCH
U153O ?
? R350 4.75K_1%_04 NV Q31A 1V8_AON ?
2

B R338 4.75K_1%_04 follow NV design guide,Ivy11/26 COMMON B


G

? MTDK3S6R
COMMON GPIO12_AC_DETECT R370 10K_04
NV 5/17 IFPAB
1 6 GPIO5_FRAME_LOCK# R58 10K_04
10/17 MISC1 NV SMC_VGA_THERM 39 GPIO2_GPU_EVENT#
0_04

R368 R62 NV 10K_04


GPIO4_1V8_MAIN_EN DVI DP
S

NV R415 NV 10K_04
Slave
5

Q31B GPIO9_THERM_ALERT# R320 NV 10K_04 SL/DL


G

STUFF FOR N18P


NC FOR GP107 I2CS_SCL T4 SMC_VGA_THERM1R365 33.2_1%_04 MTDK3S6R NV_OVERT# R412 NV 100K_04 TXC/TXC IFPA_L3 AN6
NV AG10 T3 SMD_VGA_THERM1R366 33.2_1%_04 4 3 NV GPIO8_MEM_VDD_CTL R677 NV *10K_04 AM6
TS_AVDD I2CS_SDA SMD_VGA_THERM 39 TXC/TXC IFPA_L3
GPIO22_OC_WARN* R678 NV 10K_04 AJ8
NV D24 IFPAB_RSET
1U_6.3V_X6S_04

NV_OVERT# M1 I2CC_SCL
S

OVERT I2CC_SCL R2 R364 NV 33.2_1%_04 NV


C642 R3 R363 33.2_1%_04 I2CC_SDA GPIO2_GPU_EVENT# A C RB751S-40H AN3
I2CC_SDA NV GPU_EVENT# 28 TXD0/0 IFPA_L2
TS_VREF
AP9 AP3
TS_VREF NV IFPA_L2
T55
I2CB_SCL R7 R377 NV 33.2_1%_04 I2CB_SCL Master NV
TXD0/0
NV_0402

NV K4 THERMDN I2CB_SDA R6 R376 33.2_1%_04 I2CB_SDA NV3V3 AH8 IFPAB_PLLVDD


NV TXD1/1 IFPA_L1 AM5
GND K3 THERMDP NV TXD1/1 IFPA_L1 AN5
NV
NV P6 GPIO0_NVVDD_PWM_VID
GPIO0 GPIO0_NVVDD_PWM_VID 50
NV AM10 M3 GPIO1_GC6_FB_EN AK6
T56 JTAG_TCK GPIO1 GPIO1_GC6_FB_EN 17 TXD2/2 IFPA_L0
NV AP11 L6 GPIO2_GPU_EVENT# AL6
T54 JTAG_TMS GPIO2 TXD2/2 IFPA_L0
NV AM11 P5 GPIO3_PS_NVVDDS_VID NV
T53 JTAG_TDI GPIO3
AP12 P7 GPIO4_1V8_MAIN_EN
JTAG_TDO GPIO4
R327 10K_04 T52 AN11 JTAG_TRST GPIO5 L7 GPIO5_FRAME_LOCK# GPIO4_1V8_MAIN_EN 17,18
IFPA_AUX_SDA AH6
AK11 M7 GPIO6_NVVDD_PSI# AJ6
NVJTAG_SEL GPIO6 GPIO6_NVVDD_PSI# 17 IFPA_AUX_SCL
R331 N8 GPIO7_BL_PWM_GPU
10K_04 GPIO7
R337 0_04 AN9 L3 GPIO8_MEM_VDD_CTL
54 ADC_IN_P ADC_IN GPIO8 GPIO8_MEM_VDD_CTL 53
R342 0_04 AM9 M2 GPIO9_THERM_ALERT# NV_OVERT# R330 *10K_04 AH9
54 ADC_IN_N ADC_IN GPIO9 TXC IFPB_L3
L1 GPIO10_FBVREF_ALTV NV AJ9
STUFF FOR N18P GPIO10 GPIO10_FBVREF_ALTV 12,14 TXC IFPB_L3
NV M5 GPIO11_PPEN
NC FOR GP107 GPIO11
NV N3 GPIO12_AC_DETECT AG8
GPIO12 IFP_IOVDD
NV GPIO13 M4 TXD0/3 IFPB_L2 AP5
N4 AG9 AP6 8,9,17,18,21,22,23,24,25,26,27,28,29,32,33,34,36,37,38,39,41,42,44,46 3.3VS
NV GPIO14 IFP_IOVDD TXD0/3 IFPB_L2
GPIO5_FRAME_LOCK# 4,24,25,27,30,32,33,34,36,38,39,40,41,42,43,46,47,49,50,51,52,53,54,55 VDD3
GPIO15 P2 R59 *10K_04
R8 GPIO16_FAN_A_PWM 21,23,25,33,37,38,39,40,41,54 5VS
GPIO16 NV
A M6 AL7 10,12,13,14,15,17,19,54,55 1V8_AON A
GPIO17 NV TXD1/4 IFPB_L1 10,11,19,55 1V8_RUN
GPIO18 R1 TXD1/4 IFPB_L1 AM7
P3 10,16,50,53,54,55 NV3V3
GPIO19 10,16,52 PEX_VDD
P4 GPIO20_FL_SYNC_GPU_FGC6 GPIO8_MEM_VDD_CTL R361 *10K_04
GPIO20 10,16,50,53,54,55 NV3V3
P1 GPIO21_RASTER_SYNC0 GPIO7_BL_PWM_GPU R63 100K_04 AM8
GPIO21 TXD2/5 IFPB_L0 10,16,52 PEX_VDD
P8 GPIO22_OC_WARN* GPIO1_GC6_FB_EN R417 10K_04 AN8
GPIO22 GPIO22_OC_WARN* 54 NV TXD2/5 IFPB_L0
T8 GPIO23_IDLE_IN_SW GPIO10_FBVREF_ALTV R389 100K_04
GPIO23 NV
L2 GPIO21_RASTER_SYNC0 R390 100K_04
GPIO24 NV
GPIO25 R4
R5 GPIO26_FP_FUSE
R408 0_04
GPIO25_FBVDD_PSI# 17
GPIO11_PPEN
GPIO20_FL_SYNC_GPU_FGC6
R60
R362
NV
NV
100K_04
10K_04
IFPB_AUX_SDA
IFPB_AUX_SCL
AL8
AK8
ᙔ ! Ϻ !ႝ !တ!!DMFWP!
/
P
D
GPIO26 GPIO26_FP_FUSE 17 Title
GPIO27 U3 NV
GPIO23_IDLE_IN_SW R416 NV
NV
100K_04
[16] VGA I/O
NV NV Size Document Number Re v
IFPAB Custom6-71-NP500-D026-71-W65R0-DN1 D02
NV Date: Monday, February 24, 2020 Sheet 16 of 59
5 4 3 2 1

VGA I/O B - 17
Schematic Diagrams

NVIDIA Power Sequence

5 4 3 2 1

3.3V U28

1 20
VDD FBVDDQ_EN NV_FBVDDQ_EN 53
2 19
27 NV_EN_DOW N VIN_DOWN PEX_VDD_EN NV_PEXVDD_EN 52
3 18 NV_NVVDDS_EN
16 NV_OVERT# OVERT# NVVDDS_EN NV
4 17
55 1V8_AON_PW RGD SUSB# NVVDD_EN NV_NVVDD_EN 50,51
NVVDD_PW RGD 5 16
10,50 NVVDD_PW RGD NVVDDS_PWRGD 3V3_SYS_EN NV_NV3V3_EN 55
D D
6 15
16 GPIO1_GC6_FB_EN GC6_FB_EN 1V8_MAIN_EN NV_1V8RUN_EN 51,55
7 14
28,39 GC6_FB_EN_PCH GC6_FB_EN_PCH 1V8_AON_EN NV_1V8AON_EN 55

24,25 PLT_RST# 8 13
PLT_RST# GPIO4_1V8_MAIN_EN GPIO4_1V8_MAIN_EN 16,18

16,28 DGPU_RST#_PCH 9 12
dGPU_RST#_PCH dGPU_PWR_EN DGPU_PW R_EN 28,39
10 11
10,16 GPU_PEX_RST# GPU_PEX_RST# GND
B.Schematic Diagrams

SLG4U41681
NV

Sheet 17 of 59 GPU_PEX_RST# R520 10K_04


1V8_AON

Rubband

NVIDIA Power DGPU_PW R_EN R171 *10K_04


2019/12/23
DGPU_RST#_PCH R500 10K_04
GPU_PEX_RST#

Sequence
R511 *100K_04
GC6_FB_EN_PCH R495 *10K_04
NV NV
NV NV
NV

C
NV SPEC. Reserve(GPIO6&GPIO25) C

Vinafix.com
1V8_AON 1V8_AON

R411 R419
10K_1%_04 10K_1%_04
NV
NV
R423 R418
0_04 NV 0_04 NV
GPIO25_FBVDD_PSI# GPIO25_FBVDD_PSI#_R
16 GPIO6_NVVDD_PSI# GPIO6_NVVDD_PSI#_R 50 16 GPIO25_FBVDD_PSI# GPIO25_FBVDD_PSI#_R 53

R409
R414 *10K_1%_04
10K_1%_04 Rubband
NV NV
2020/01/07

B B

NV_NVVDD_EN

D
FP_FUSE_GPU 19 NV_EN_DOW N Q47
G
1V8_AON C645 *2SK3018S3

S
2.2u_6.3V_X5R_04
R357
NV
2.2K_04
C698
NV *0.1u_10V_X7R_04
C621 NV
2.2u_6.3V_X5R_04
U18
NV 2 4 NV NV_FBVDDQ_EN
VIN VOUT
3 5 3.3VS

D
NC VBIAS
R372 0_04 6 1 C641
16 GPIO26_FP_FUSE ON GND NV_EN_DOW N Q46
0.1u_6.3V_X5R_02 G
NV FA7609A6 NV *2SK3018S3

S
R371 P/N = 6-15-76096-7E0 NV
10K_04
NV NV C695
*0.1u_10V_X7R_04
A NV A

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
8,9,16,18,21,22,23,24,25,26,27,28,29,32,33,34,36,37,38,39,41,42,44,46 3.3VS Title
2,21,22,33,34,35,37,41,42,44,45,48,51,52,53
10,12,13,14,15,16,19,54,55
3.3V
1V8_AON
[17] NVIDIA POWER SEQUENCE
4,24,25,27,30,32,33,34,36,38,39,40,41,42,43,46,47,49,50,51,52,53,54,55 VDD3 Size Document Number Rev
A3 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 17 of 59


5 4 3 2 1

B - 18 NVIDIA Power Sequence


Schematic Diagrams

NVIDIA GPIO Level Shift


5 4 3 2 1

NVIDIA GPIO LEVEL SHIFT


D D

3.3VS
3.3VS

R439
100K_04 3.3VS R467 3.3VS
100K_04
NV
1V8_AON 28 DGPU_PW RGD_R NV
R441 R443
Q40A 32 GPIO4_1V8_MAIN_EN_R

B.Schematic Diagrams
1V8_MAIN MTDK3S6R 100K_04 Q41A 100K_04

6
D
MTDK3S6R

6
GC6_FB_EN NVVDD NV NV D NV
G2 Q40B NV

Sheet 18 of 59

3
S D MTDK3S6R G2

1
VR Complex NVVDDS NV S Q41B

3
G5 D MTDK3S6R
1V8_MAIN_EN PEX&1.05V S DGPU_PW RGD 53
NV

NVIDIA GPIO Level

4
G5
FBVDD/Q S GPIO4_1V8_MAIN_EN 16,17

4
R438 *0_04

NV
R466 *0_04
SHift
NV
C C
GPU_PWR_EN
GPU_EVENT#
GPU GPU_RST# EC/PCH POWER RAIL State in GC6

Vinafix.com
SYS_PEX_RST_MON# PLATFORM_RST#
1V8_AON ON
GPU_PEX_RST_HOLD#
1V8_MAIN OFF
GC6 2.1 Control Signals
1.1V8_MAIN_EN PEX&1.05V OFF
2.GC6_FB_EN
3.GPU_EVENT# NVVDD OFF
4.GPU_PEX_RST_HOLD#
5.SYS_PEX_RST_MON# NVVDDS OFF
GPU_PEX_RST#
FBVDD/Q ON
DG P.93 note: t1(from 1V8_RUN_EN to PEX_VDD/NVVDD_PG) must NOT exceed 4ms.
B GPU_PWR_EN EN PGOOD B
(SYSTEM) GC6 2.1 - VR Complex
1V8_AON 1. GPU_PWR_EN N17E
2. 1V8_MAIN_EN POWER ON SEQUENCE POWER OFF SEQUENCE
1V8_AON 3. GC6_FB_EN net PCH_GPIO Voltage
DGPU_PWR_EN (GPP_F23) (1V8_AON)

GPPG8_PCH_1V8RUN_EN (GPP_G8) (1V8_MAIN)

PGOOD EN PGOOD GPPG9_PCH_NV3V3_EN (GPP_G9) (NV3V3)


EN
PEX&1.05V
GPPG10_PCH_NVVDD_EN (GPP_G10) (NVVDD)
1V8_MAIN_EN 1V8_MAIN
GPU
GPPG11_PCH_NVVDDS_EN (GPP_G11) (NVVDDS)
EN PGOOD
GPPG0_PCH_PEXVDD_EN (GPP_G0) (PEX_VDD)
NVVDD
A FBVDDQ A

EN PGOOD
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
8,9,16,17,21,22,23,24,25,26,27,28,29,32,33,34,36,37,38,39,41,42,44,46 3.3VS Title
FBVDD/Q [18] NVIDIA GPIO LEVEL SHIFT
GC6_FB_EN Size Document Number Rev
A3 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 18 of 59


5 4 3 2 1

NVIDIA GPIO Level Shift B - 19


Schematic Diagrams

VGA PWR/GND/NCs
5 4 3 2 1

U153E
NVVDD U153G NVVDD U153D
U153F
COMMON
COMMON 9/17 XVDD NVVDD
COMMON
13/17 NVVDD COMMON
AA12 VDD VDD VDD VDD P12 16/17 GND_2/2 15/17 GND_1/2 CONFIGURABLE
AA14 VDD VDD P14 AG11 GND GND AL18 POWER
AA16 VDD VDD VDD VDD P16 G25 GND GND P18 A2 GND GND AL2 U153H CHANNELS
AA19 VDD VDD VDD VDD P19 G28 GND GND P20 A30 GND GND AL20 XVDD U4
AA21 VDD VDD P21 G3 GND GND P22 A30 A33 GND GND AL21 FBVDDQ XVDD U5
AA23 P23 G30 P24 A9 AL23 U6
AB11
VDD VDD
VDD
VDD VDD
VDD R11 G32
GND
GND
GND
GND R12 A9 AA11
GND
GND
GND
GND AL24
COMMON XVDD
XVDD U7
AB13 VDD VDD R13 G33 GND GND R14 AA13 GND GND AL26 14/17 FBVDDQ XVDD U8
D
AB15 VDD VDD R15 G5 GND GND R16 AA15 GND GND AL28 XVDD V1 D
AB17 VDD VDD R17 G7 GND GND R19 AA17 GND GND AL30 AA27 FBVDDQ XVDD V2
AB18 VDD VDD R18 H30 R21 AA18 AL32 AA30 V3
AB20 VDD VDD R20 H30 K2
GND
GND
GND
GND R23 AA20
GND
GND
GND
GND AL33 AB27
FBVDDQ
FBVDDQ
XVDD
XVDD V4
AB22 VDD VDD R22 K28 GND GND T11 AA22 GND GND AL5 AB33 FBVDDQ
AB24 VDD VDD R24 K30 GND GND T13 AA24 GND GND AM13 AC27 FBVDDQ
AC12 VDD VDD T12 K32 GND GND T15 AB12 GND GND AM16 AD27 FBVDDQ XVDD V5
AC14 VDD VDD VDD VDD T14 K33 GND GND T17 AB14 GND GND AM19 AE27 FBVDDQ XVDD V6
AC16 VDD VDD T16 K5 GND GND T18 AB16 GND GND AM22 AF27 FBVDDQ XVDD V7
AC19 VDD VDD T19 K7 GND GND T2 AB19 GND GND AM25 AG27 FBVDDQ XVDD V8
AC21 VDD VDD VDD VDD T21 L12 GND GND T20 AB2 GND GND AM34 B13 W2
AC23 VDD VDD T23 L14 GND GND T22 AB21 GND GND AN1 AM34 B16
FBVDDQ
FBVDDQ
XVDD
XVDD W3
AD11 VDD VDD U11 L16 GND GND T24 AB23 GND GND AN10 B19 FBVDDQ XVDD W4
AD13 VDD VDD U13 L19 GND GND T28 AB28 GND GND AN13 E13 FBVDDQ XVDD W5
AD15 VDD VDD U15 L21 GND GND T32 AB30 GND GND AN16 E16 FBVDDQ XVDD W7
B.Schematic Diagrams

AD17 VDD VDD VDD U17 L23 GND GND T5 AB32 GND GND AN19 E19 FBVDDQ
AD18 VDD VDD U18 M11 GND GND T7 AB5 GND GND AN22 H10 FBVDDQ
AD20 VDD VDD U20 M13 GND GND U12 AB7 GND GND AN25 H11 FBVDDQ XVDD W8
AD22 VDD VDD U22 M15 GND GND U14 AC11 GND GND AN30 H12 FBVDDQ XVDD Y1
AD24 VDD VDD U24 M17 GND GND U16 AC13 GND GND AN34 H13 FBVDDQ XVDD Y2
L11 VDD VDD V11 M18 GND GND U19 AC15 GND GND AN4 H14 FBVDDQ XVDD Y3
L13 VDD VDD V13 M20 GND GND U21 AC17 GND GND AN7 H15 FBVDDQ XVDD Y4
L15 VDD VDD V15 M22 GND GND U23 AC18 GND GND AP2 H16 FBVDDQ XVDD Y5
L17 VDD VDD V17 Y23 GND GND V12 AC20 GND GND AP33 H18 FBVDDQ XVDD Y6

Sheet 19 of 59
L18 VDD VDD VDD V18 M24 GND GND V14 AC22 GND GND B1 H19 FBVDDQ XVDD Y7
L20 VDD VDD V20 M30 M30 GND GND V16 AC24 GND GND B10 H20 FBVDDQ XVDD Y8
L22 VDD VDD V22 M34 GND GND V19 AD12 GND GND B2 H21 FBVDDQ
L24 VDD VDD V24 M34 N12 GND GND V21 AD14 GND GND B22 B2 H22 FBVDDQ
M12 W12 N14 V23 AD16 B23 H23 AA1
B23
VGA PWR/GND/
VDD VDD GND GND GND GND FBVDDQ XVDD
M14 VDD VDD VDD VDD W14 N16 GND GND W11 AD19 GND GND B25 H24 FBVDDQ XVDD AA2
M16 VDD VDD W16 N19 GND GND W13 AD21 GND GND B28 H8 FBVDDQ XVDD AA3
C M19 VDD VDD W19 N2 GND GND W15 AD23 GND GND B31 H9 FBVDDQ XVDD AA4 C
M21 VDD VDD VDD VDD W21 N21 GND GND W17 AE2 GND GND B34 L27 FBVDDQ XVDD AA5

NCs
M23 VDD VDD W23 N23 GND GND W18 AE28 GND GND B4 M27 FBVDDQ XVDD AA6
N11 VDD VDD Y11 N28 GND GND W20 AE30 GND GND B7 N27 FBVDDQ XVDD AA7
N13 VDD VDD Y13 N30 GND GND W22 AE32 GND GND C10 P27 FBVDDQ XVDD AA8
N15 VDD VDD Y15 N32 GND GND W24 AE33 GND GND C13 R27 FBVDDQ
N17 VDD VDD Y17 N33 GND GND W28 AE5 GND GND C19 T27 FBVDDQ
N18 VDD VDD Y18 N5 GND GND Y12 AE7 GND GND C22 T30 FBVDDQ
N20 Y20 N7 Y14 AF30 AF30 C25 T33

Vinafix.com
VDD VDD GND GND GND GND FBVDDQ
N22 VDD VDD Y22 P11 GND GND Y16 AF32 GND GND C28 V27 FBVDDQ
N24 VDD VDD Y24 P13 GND GND Y19 AF32 AH10 GND GND C7 W27 FBVDDQ
P15 GND GND Y21 AH13 GND GND D2 W30 FBVDDQ
P17 GND AH16
AH19
GND GND D22
D28
D22 W33
Y27
FBVDDQ
NV
GND GND FBVDDQ
GND_OPT C16 AH2 GND GND D31 D28
GND_OPT W32 AH22 GND GND D33
AH24 GND GND D9
AH28 GND GND E10 D9
Optional CMD GNDs (2) AH29 GND GND E22
NC for 4-Lyr cards AH30 GND GND E25
AH32 GND GND E34 E34 FBVDDQ_SENSE F1
AH33 E4 FBVDDQ_SENSE 53
NV GND GND
AH5 GND GND E5 E4 PROBE_FB_GND F2
FBVDDQ_SENSE_RTN 53
AH7 GND GND E7
AJ7 F28 J27 FB_CAL_PD_VDDQ R29 40.2_1%_04
GND GND FB_CAL_PD_VDDQ FBVDDQ
AK10 GND GND F7 NV_0402

AK31 G10 H27 FB_CAL_PU_GND R23 NV 40.2_1%_04


AK31 AK7
GND
GND
GND
GND G13
FB_CAL_PU_GND

AL12 G16 H25 FB_CAL_TERM_GND R22 NV 40.2_1%_04


GND GND FB_CALTERM_GND
AL14 GND GND G19 NV_0402

AL15 GND GND G2 NV


B AL17 GND GND G22 B
NV

VDD_SENSE L4 NV check R858 60.4_1%04


GPU_NVVDD_SENSE 50
NV

GND_SENSE L5
GPU_GND_SENSE 50

1V8_AON U153J
NV ?
Under GPU 0.4 Near GPU ?

1V8_AON 1uF x 2 COMMON


4/17 NC

1V8_AON 4.7uF x 2 C238


C615 AC6 NC NC AK9
*1U_6.3V_X6S_04

AD4 NC NC AL10
NV_0402

4.7u_6.3V_X6S_06
AD5 NC NC AL11

NV_0603
AE3 NC NC AL9
U153I AE4 NC NC AN2
COMMON NV AF1 NC NC AP8
17/17 1V8_AON AF2 NC NC C15
AF3 NC NC D19
AF4 NC NC D20 1V8_RUN
AF5 NC NC D23
1V8_AON J8 NV AG1 NC NC D26
NV_0402
1V8_AON K8 STUFF FOR GP107 AG26 NC NC L8 R52 NV *0_04
NV_0402
C239 C228 C605 C251 AG7 NC NC M8 R54 NV *0_04
FP_FUSE_SRC AG12 AH11 NC NC V32
STUFF FOR GP107
1U_6.3V_X6S_04

1U_6.3V_X6S_04

4.7u_6.3V_X6S_06

*4.7u_6.3V_X6S_06

AJ26 NC NC U2
NV_0402

NV_0402

NV_0603

NV_0603

R384 AJ28 NC NC U1
*0_04 AJ4 NC
A NV 1V8_RUN AJ5 NC A
NV_0402
AK26 NC

NV NV
NV NV

R385 0_04
FP_FUSE_GPU 17 ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
STUFF FOR N18P Title
NV NO STUFF FOR GP107
20,50,51 NVVDD
[19] VGA PWR/GND/NCs
NV NV 10,12,13,14,15,16,17,54,55 1V8_AON Size Document Number R ev
11,12,13,14,15,20,53
10,11,16,55
FBVDDQ
1V8_RUN Custom N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 19 of 59


5 4 3 2 1

B - 20 VGA PWR/GND/NCs
B.Schematic Diagrams
VGA NVVDD Coupling B - 21
Schematic Diagrams

Sheet 20 of 59
VGA NVVDD
Coupling
D

D02
Rev

59
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
C343

NV

of
GND

GND

[20] VGA NVVDD Coupling

22U_6.3V_X6S_08
GND

NV_0805
20
6-71-NP500-D02
C160

C296

C340
C125

22U_6.3V_X6S_08
NV

10u_4V_X6S_06 10u_4V_X6S_06 NV_0805


1U_6.3V_X6S_04
Sheet
NV

NV_0402
NV

NV
1

1
C342
C152

C187

22U_6.3V_X6S_08
C139

NV_0805
NV

10u_4V_X6S_06 10u_4V_X6S_06
1U_6.3V_X6S_04
NV
GND

Monday, February 24, 2020

NV_0402
NV

NV

C338
C652

C648

22U_6.3V_X6S_08
Document Number
C159

NV_0805
NV

NV

10u_4V_X6S_06 10u_4V_X6S_06
1U_6.3V_X6S_04
NV_0402
NV

NV

C337
C307

C188

22U_6.3V_X6S_08
C175

Custom N18P

NV_0805
NV

NV

10u_4V_X6S_06 10u_4V_X6S_06
1U_6.3V_X6S_04
NV_0402
NV

NV

Date:
Title

Size
C127
C227

C300

22U_6.3V_X6S_08
C131

NV_0805
NV

NV

10u_4V_X6S_06 10u_4V_X6S_06
1U_6.3V_X6S_04
NV_0402
NV

NV

C346
C202

C643
Vinafix.com

22U_6.3V_X6S_08
C132

NV_0805
NV

NV

10u_4V_X6S_06 10u_4V_X6S_06
1U_6.3V_X6S_04
NV_0402
NV

NV

FBVDDQ
C241

C198

NVVDD
C657

22U_6.3V_X6S_08
10u_4V_X6S_06 10u_4V_X6S_06
2

2
NV_0805
NV

NV
C150

NV

1U_6.3V_X6S_04

19,50,51
NV_0402

11,12,13,14,15,19,53
NV

C263

C201

C336

22U_6.3V_X6S_08
NV

10u_4V_X6S_06 10u_4V_X6S_06 NV_0805

NV
C178

NV

C647

1U_6.3V_X6S_04
NV_0402
NV

NV
C240

C157

10u_4V_X6S_06
C341
GND

22U_6.3V_X6S_08
NV

10u_4V_X6S_06 10u_4V_X6S_06 NV_0805


Place Under GPU

NV
C129
NV

Place Near GPU


C197

10u_4V_X6S_06
1U_6.3V_X6S_04
NV
C218

C640

C128
NV_0402
NV

22U_6.3V_X6S_08
NV

10u_4V_X6S_06 10u_4V_X6S_06 NV_0805

NV
NV

C315
C216

1U_6.3V_X6S_04
C196

C644

10u_4V_X6S_06

C339
NV_0402
NV
NVVDD 0.1uF x 13

22U_6.3V_X6S_08
NV

NV
NVVDD 10uF x 34

NVVDD 22uF x 15

10u_4V_X6S_06 10u_4V_X6S_06 NV_0805

NV
C316
NV

10u_4V_X6S_06
C234

NV
C203

C313
0.1uF x 13

C345
1U_6.3V_X6S_04
NV_0402
22U_6.3V_X6S_08
NV

NV

C309

10u_4V_X6S_06 10u_4V_X6S_06 NV_0805

NV
NV

10u_4V_X6S_06
C151

C166
3

3
10uF x 34
C179

C344
1U_6.3V_X6S_04
NV

NV
10u_4V_X6S_06 10u_4V_X6S_06

22uF x 15
NV_0402
22U_6.3V_X6S_08
NV
NVVDD

C204
NV_0805
NV

NV
10u_4V_X6S_06
C639

C314

NV
C172

C321
10u_4V_X6S_06 10u_4V_X6S_06
1U_6.3V_X6S_04 22U_6.3V_X6S_08
NV

NV
NV_0402 NV_0805
NV

NV
NVVDD

VRAM
C106
VRAM

10u_4V_X6S_06
C105

10u_4V_X6S_06

GND
GND

Place Near GPU


VGA NVVDD Coupling

C275
10u_4V_X6S_06

VRAM
C199

10u_4V_X6S_06
VRAM
4

4
VRAM
C135
Place Under GPU

22U_6.3V_X6S_08

GND
C217

C107
VRAM
NV_0805

VRAM
1U_6.3V_X6S_04 1U_6.3V_X6S_04

0.1uF x 6
NV_0402 NV_0402
0.1uF x 6

22uF x 2

C170
10uF x 2
C124

VRAM
22U_6.3V_X6S_08
C265

VRAM
1U_6.3V_X6S_04 NV_0805

VRAM
1U_6.3V_X6S_04 NV_0402
NV_0402

C103
10uF x 2

10uF x 2

VRAM
22U_6.3V_X6S_08

C253

C257
VRAM

Place close to GPU


NV_0805

GND
VRAM

Place close to GPU


1U_6.3V_X6S_04 1U_6.3V_X6S_04

C222
NV_0402 NV_0402
FBVDDQ 10uF x 6
FBVDDQ 1uF x 12
FBVDDQ 22uF x 5

FBVDDQ
10u_4V_X6S_06

C104
VRAM

VRAM
22U_6.3V_X6S_08
NV_0805

C190

C256
VRAM

VRAM
1U_6.3V_X6S_04 1U_6.3V_X6S_04

C148
NV_0402 NV_0402

C120
10u_4V_X6S_06

VRAM

VRAM

VRAM
22U_6.3V_X6S_08

FBVDDQ
NV_0805

C211

C262

VRAM
1U_6.3V_X6S_04 1U_6.3V_X6S_04

FBVDDQ
NV_0402 NV_0402

Partition A

Partition B
5

5
VRAM
C287

C219

VRAM
1U_6.3V_X6S_04 1U_6.3V_X6S_04
NV_0402 NV_0402

FBVDDQ
D

A
Schematic Diagrams

MDP
5 4 3 2 1

Footprint M-SOT23-5ᾖ
㓡䁢M-SOT23- 5 A
6/14 Tim

For Safety LPS. NV_MDP_PW R


3.3V
U1
5 1 Angus
VIN VOUT
Angus 2020/04/20
2020/04/20 2 C32
C31 GND 22u_6.3V_X5R_06
D D
22u_6.3V_X5R_06
4 3
mDP EN# OC# mDP
uP7549UMA5-20
PCB Footprint = M-SOT23-5 NV_MDP_PW R ESD73034D
37,41 SUSB
ᶵ⎗ⷞ
SY6288DAAC COMMON GND1 I_MDP_D3 10 1 I_MDP_D3J
㚫㺷暣 GND2 I_MDP_D#3 9 2 I_MDP_D#3J
8 3
Close to Display PORT I_MDP_D2
I_MDP_D#2
7 4 I_MDP_D2J
I_MDP_D#2J
20
PWR 20 6 5
GND 19
B.Schematic Diagrams

19
I_MDP_AUX#_J 18 AUX_CHN
18
mDP D2
17
mDP I_MDP_D#2J 17 LANE_2N AUX_CHP 16 I_MDP_AUX_J mDP
16
4 3 C36 0.1u_10V_X5R_04 I_MDP_D#0 I_MDP_D2J 15 LANE_2P
2 DP_E#0 L1
15
14
GND 14 D1
*DVI2012F2SF-900T05_08-SHORT 1 2 C35 0.1u_10V_X5R_04 I_MDP_D0 GND 13
2 DP_E0 I_MDP_D#3J 13
I_MDP_D0 I_MDP_D0J
12 LANE_3N
12
6 5
mDP I_MDP_D3J 10 LANE_3P LANE_1N 11 I_MDP_D#1J I_MDP_D#0 7 4 I_MDP_D#0J
11

Sheet 21 of 59
4 mDP 3 C38 0.1u_10V_X5R_04 I_MDP_D#1 8 3
2 DP_E#1 L2 I_MDP_D1J 10
I_MDP_D1 I_MDP_D1J
9 LANE_1P 9
9 2
*DVI2012F2SF-900T05_08-SHORT 1 2 C37 0.1u_10V_X5R_04 I_MDP_D1 7 GND GND 8 I_MDP_D#1 10 1 I_MDP_D#1J
2 DP_E1 mDP 8

MDP
7
mDP R285 *5.1M_04 I_MDPC_CEC 6 CONFIG2
6
1 mDP 2 C564 0.1u_10V_X5R_04 I_MDP_D#2 I_MDP_MODE 4 CONFIG1 LANE_0N 5 I_MDP_D#0J ESD73034D
2 DP_E#2 *DVI2012F2SF-900T05_08-SHORT
5
mDP 4 mDP
L10 4 3 C565 0.1u_10V_X5R_04 I_MDP_D2 I_MDP_D0J 3 LANE_0P
2 DP_E2 mDP 3
I_MDP_HPD_R
C R286 C550 1 GND 2
HPD 2 C
mDP 1
I_MDP_D#3

*0.01u_16V_X7R_04
2 DP_E#3 1 2 C562 0.1u_10V_X5R_04
*DVI2012F2SF-900T05_08-SHORT 1M_04 J_MDP1
L9 4 3 C563 0.1u_10V_X5R_04 I_MDP_D3 C17714-101 GND3 D35
2 DP_E3
GND4

Vinafix.com
mDP mDP I_MDP_AUX#_R 6 5 I_MDP_AUX#_J
mDP I_MDP_AUX_R I_MDP_AUX_J
7 4
mDP 8 3
mDP mDP 9 2
10 1

iGPU DISPLAY PORT ESD73034D


mDP

3.3VS

5VS NV_MDP_PW R
R668
D21
2

100K_1%_04 C
G

AC
C802 0.1u_10V_X5R_04 1 6 I_MDP_AUX#_R A
B 2 DP_E_AUX# mDP B

G
S

mDP Q65
Q62A BAV99 RECTIFIER
MTDK3S6R S D mDP L8 HCB1005KF-121T20 I_MDP_HPD_R
28 MDP_B_HPD
mDP
2SK3018S3 mDP
mDP
5

R679 C551
G

C803 0.1u_10V_X5R_04 4 3 I_MDP_AUX_R 100K_04 220p_50V_NPO_04


2 DP_E_AUX
mDP
S

mDP mDP
Q62B R669
MTDK3S6R
mDP 100K_1%_04

3.3VS 5VS
mDP

R670 R671 5VS


2

2.2K_04 100K_04
G

1 6 I_MDP_AUX#_R R672
28 I_MDP_DATA mDP mDP
3
S

3.3VS D 100K_04
Q63A
MTDK3S6R Q63B G5
A mDP A
mDP S
4

3
R673 MTDK3S6R D
Rubband mDP Q64B
G2

2.2K_04 MTDK3S6R G5 I_MDP_MODE


2019/12/27 S
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
4
6 1 I_MDP_AUX_R
28 I_MDP_CLK mDP mDP 2,17,22,33,34,35,37,41,42,44,45,48,51,52,53 3.3V
8,9,16,17,18,22,23,24,25,26,27,28,29,32,33,34,36,37,38,39,41,42,44,46 3.3VS Title
[21] MDP (dGPU)
D

Q64A 23,25,33,37,38,39,40,41,54 5VS


MTDK3S6R
Size Document Number Rev
mDP
A3 N18P 6-71-NP500-D02 D02

Date: Monday, April 20, 2020 Sheet 21 of 59


5 4 3 2 1

B - 22 MDP
Schematic Diagrams

Panel, Inverter
5 4 3 2 1

PANEL POWER
DEFAULT
PANEL CONNECTOR VIN
SHORT
PJ5 VLED

Angus *OPEN_2A
LED PANEL (EDP Channel). 2020/04/20 2 1

PLVDD For MEDION eDP


J_LCD1 VIN Q6
EMI Stuff *MTP3403N3
D 2A 1 S D
D

C220 eDP eDP eDP 2 1


eDP eDP 3 2 C64 C63 D02A
1u_6.3V_X5R_02 EMC2 eDP eDP 4 3
C56

G
4

*0.1u_50V_X5R_04

*0.1u_50V_X5R_04
eDP 1000p_50V_X7R_04 eDP 5
5 eDP 3.3V
eDP 6
7 6 R17
C191 0.1u_10V_X5R_04 8 7 *0.22u_25V_X7R_06
2 EDP_TXN_0 8
C177 0.1u_10V_X5R_04 9 eDP R19 *4.7K_06
2 EDP_TXP_0 9
10 R13 eDP
C168 0.1u_10V_X5R_04 11 10 GND5 *150K_04 6
2 EDP_TXN_1 11 GND5
C162 0.1u_10V_X5R_04 12 GND4 eDP *10K_04 D Q5A
2 EDP_TXP_1 12 GND4
13 GND3

B.Schematic Diagrams
eDP eDP R18 *100K_04 eDP
C153 0.1u_10V_X5R_04 14 13 GND3 GND2 LVDD_EN#1 2 G *MTDK5S6R
2 EDP_TXN_2 14 GND2
C140 0.1u_10V_X5R_04 15 GND1 eDP R20 3 S eDP
2 EDP_TXP_2 15 GND1
16 D 1
C137 0.1u_10V_X5R_04 17 16 *100K_04 Q5B
2 EDP_TXN_3 17
C130 0.1u_10V_X5R_04 18 eDP 5 G
2
*100K_04 EDP_TXP_3 18
3.3VS R32 19 S *MTDK5S6R
C122 0.1u_10V_X7R_04 20 19 4 eDP

Sheet 22 of 59

D
2 EDP_AUXN 20
C113 0.1u_10V_X7R_04 21
2 EDP_AUXP *100K_04 21
R31 22
23 22 NB_ENAVDD R14 *0_04 G
eDP
eDP BRIGHTNESS_R 24 23
Rubband eDP

Panel, Inverter

S
eDP INV_BLON 25 24 Q7
2020/01/07 eDP
eDPHPD 26 25 *UK3018
27 26 R15 *0_04 eDP
2A 28 27 25,27,33,35,41,42,44,47 SUSB# LVDD_EN
VLED 28
C73

C78

C 29 eDP C
30 29
eDP
L28 30
HCB1608KF-121T30 lvdfh-03008-tp00+
0.1u_50V_X5R_04
*0.01u_50V_X7R_04

Rubband PCB Footprint = lvdfh-030xx-tx00


2019/12/27 current = 0.3A
INV_BLON
Vinafix.com
eDP

eDP eDP
3.3V 3.3V

U15C

14
74LVC08APW U15B 3.3V

14
9 eDP 74LVC08APW
39 BKL_EN
8BLON1 4 eDP
10 6BLON2
26 BLON
PANEL POWER 6-06-75140-068 R315 100K_04
5

7
U15D

14
7
eDP 74LVC08APW
12 eDP
R328 *100K_04 3.3V 11 INV_BLON
13
eDP SB_BLON U15A

14
B 32 SB_BLON B
74LVC08APW R314

7
Entire trace of Panel VCC should be wider than 80-mil 37,38,39 LID_SW #
1 eDP C597
3 LID_SW #1 100K_04
3.3VS 2 eDP 0.1u_6.3V_X5R_02
4,25,39,46 ALL_SYS_PW RGD
eDP
U17 G5016 C627

7
1 6 0.1u_6.3V_X5R_02
2 IN1 IN2 7 eDP
IN1 IN2 3.3VS
PLVDD 13
14 OUT1 OUT2
8
9
PLVDD 3.3V 3A PLVDD

C
A
OUT1 OUT2
*10u_6.3V_X5R_06

G5016_CT1 12 10 G5016_CT1 C618 D6


CT1 CT2
C293

BAV99 RECTIFIER
VBIAS

eDP
0.1u_6.3V_X5R_02
GND

GND

AC
EN1

EN2

C284
1500p_50V_04 eDPHPD R30 1K_04
EDP_HPD 28
eDP
15

11
3

eDP
eDP eDP eDP R26 C81
100K_04
eDP *220p_50V_NPO_04
NB_ENAVDD eDP
5V NB_ENAVDD 26
C634
1u_6.3V_X5R_02 R39 eDP *10K_04
PLVDD
eDP R55
100K_04 BRIGHTNESS_R R40 *0402_short
A EDP_BRIGHTNESS 26 A
eDP
ON eDP
BRIGHTNESS
8,9,16,17,18,21,23,24,25,26,27,28,29,32,33,34,36,37,38,39,41,42,44,46
27,41,42,43,44,45,46,47,48,49,54
3.3VS
VIN ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
2,17,21,33,34,35,37,41,42,44,45,48,51,52,53 3.3V Title
21,23,25,33,37,38,39,40,41,54
35,37,41,42,44,47,52
5VS
5V
[22] PANEL,INVERTER
Size Document Number Rev
A3 N18P 6-71-NP500-D02 D02

Date: Monday, April 20, 2020 Sheet 22 of 59


5 4 3 2 1

Panel, Inverter B - 23
Schematic Diagrams

HDMI
5 4 3 2 1

D22
TMDS_CLOCK#_R 6 5 TMDS_CLOCK#J
TMDS_CLOCK_R 7 4 TMDS_CLOCKJ
8 3
TMDS_DATA0#_R EMR6 0_1%_02 9 2 TMDS_DATA0#J
TMDS_DATA0_R EMR7 0_1%_02 10 1 TMDS_DATA0J

HDMI CONNECTOR HDMI


HDMI
ESD73034D
HDMI
D23
D HDMI_5VS D
5VS U14 TMDS_DATA1#_R EMR5 0_1%_02 6 5 TMDS_DATA1#J
2 J_HDMI1 TMDS_DATA1_R EMR4 0_1%_02 7 4 TMDS_DATA1J
VOUT 8 3
HDMI

*22u_6.3V_X5R_06
3 C556 C555 C543 TMDS_DATA2#_R EMR3 HDMI 0_1%_02 9 2 TMDS_DATA2#J
VIN 1 TMDS_DATA2_R EMR2 0_1%_02 10 1 TMDS_DATA2J
GND

1u_6.3V_X5R_04

0.1u_6.3V_X5R_02
HDMI
19 HDMI_HPD-C HDMI
APL3517A 18 HOT PLUG DETECT ESD73034D
+5V 17
HDMI DDC/CEC GND HDMI
HDMI_SDA-C 16
HDMI HDMI SDA 15 HDMI_SCL-C
HDMI SCL
14
RESERVED 13 HDMI_CEC R287 499_1%_04
B.Schematic Diagrams

TMDS_CLOCK#J 12 CEC TMDS_CLOCK#_R R289 TMDS_CLOCK#_R


TMDS CLOCK- 11 HDMI 180_1%_04
HDMI HDMI
TMDS_CLOCKJ 10 CLK SHIELD TMDS_CLOCK_R TMDS_CLOCK_R
TMDS CLOCK+ 9 TMDS_DATA0#J R293 499_1%_04
8 TMDS DATA0-
SHIELD0 7 TMDS_DATA0J R290 HDMI 499_1%_04
TMDS_DATA1#J 6 TMDS DATA0+ TMDS_DATA1#_R TMDS_DATA1#_R
TMDS DATA1- 5 HDMI

Sheet 23 of 59
TMDS_DATA1J 4 SHIELD1 TMDS_DATA1_R R288
TMDS DATA1+ 3 TMDS_DATA2#J R284 499_1%_04 180_1%_04
2 TMDS DATA2-
SHIELD2 HDMI
1 TMDS_DATA2J HDMI TMDS_DATA1_R

HDMI Rd
TMDS DATA2+

GND
GND
GND
GND
GND_HDMI
C C

D
5VS
116E-1C001-20Y

GND1
GND2
GND3
GND4
G
P/N = 6-21-13K20-019 0701

S
PIN GND1~4=GND Q23
HDMI 2SK3018S3

Vinafix.com
HDMI

HDMI_5VS
For ESD
EMI HDMI
HDMI

䁢 COMMO N CH O K E S H O RT暞ẞ

C
A

A
HDMI
枸䔁暣 旣 嶐- +ℑ 䪗 HDMI
3/7/2016 C572 0.1u_10V_X5R_04 TMDS_DATA0#_R
2 HDMI_DATA2N TMDS_DATA0_R
D3 D4 D5 C574 0.1u_10V_X5R_04
2 HDMI_DATA2P

AC

AC

AC
R294 499_1%_04 BAV99 RECTIFIER BAV99 RECTIFIER
TMDS_DATA0#_R R297 TMDS_DATA0#_R BAV99 RECTIFIER C553 0.1u_10V_X5R_04 TMDS_DATA1_R
HDMI 2 HDMI_DATA1P
180_1%_04 HDMI HDMI C559 0.1u_10V_X5R_04 TMDS_DATA1#_R
HDMI 2 HDMI_DATA1N
TMDS_DATA0_R TMDS_DATA0_R HDMI_SCL-C
HDMI
R298 499_1%_04 C545 0.1u_10V_X5R_04 TMDS_DATA2#_R
2 HDMI_DATA0N
HDMI_SDA-C C544 0.1u_10V_X5R_04 TMDS_DATA2_R
2 HDMI_DATA0P
R283 HDMI 499_1%_04
TMDS_DATA2#_R TMDS_DATA2#_R HDMI_HPD-C C560 0.1u_10V_X5R_04 TMDS_CLOCK_R
B 2 HDMI_CLOCKP TMDS_CLOCK#_R B
HDMI C558 0.1u_10V_X5R_04
TMDS_DATA2_R TMDS_DATA2_R 2 HDMI_CLOCKN
R282 HDMI
180_1%_04 R278 499_1%_04 HDMI_5VS HDMI
HDMI HDMI
HDMI HDMI
Rd

A
3.3VS
D19
GND_HDMI
RB551V-30S2

C
R7
3.3VS HDMI
HDMI_5VS_A
1M_04
G

2K-->2.2K 12/04 jacky


HDMI

S D HDMI_HPD-C R12 R10 BY PLAT E F O R M 婧



℞ῤ
28 HDMI_HPD CML-H 2.2K
R11 R9
Q1 2.2K_04 2.2K_04

G
2SK3018S3 2.2K_04 2.2K_04 Q3
HDMI R8 HDMI HDMI
20K_04 HDMI S D HDMI HDMI HDMI_SDA-C
28 HDMI_CTRLDATA

G
⮵⛘旣 ῤ BY P L A T FROMᾖ㬋 Q2 2SK3018S3
HDMI
S D HDMI_SCL-C
28 HDMI_CTRLCLK
2SK3018S3
HDMI
A A

ᙔ Ϻ ႝ တ DMFWP DP/
21,25,33,37,38,39,40,41,54 5VS Title
8,9,16,17,18,21,22,24,25,26,27,28,29,32,33,34,36,37,38,39,41,42,44,46 3.3VS [23] HDMI 1.4
Size Document Number Rev
A3 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 23 of 59


5 4 3 2 1

Vinafix.com

B - 24 HDMI
Schematic Diagrams

PCH 1/9
5 4 ? 3 2 1
?

U27A
R538 *0_04 LAN_WUP# BE36 ?
27,34,36,39 LAN_WAKEUP# GPP_A11/PME#/SD_VDD2_PWR_EN# AV29 PLT_RST# 17,25
R15 GPP_B13/PLTRST#
PCH
R13 RSVD2 Y47 PCH T38
RSVD1 GPP_K16/GSXCLK GPP_K_14_GSXDIN:
Y46 T37
GPP_K12/GSXDOUT Y48 PCH
DMI AC COUPLING FULL VOLTAGE MODE
AL37 GPP_K13/GSXSLOAD W46 GPP_K_14_GSXDIN WHEN SAMPLED LOW
VSS_AL37 GPP_K14/GSXDIN T32
D
T21 AN35 AA45 PCH D
TP GPP_K15/GSXSRESET# R689 *0_04 PCH
SPI_SI_R EXTTS_SNI_DRV0 SMI# 28,32,39
R184 5.1_1%_04 PCH AU41 AL47 R568 10K_04 PCH
38 SPI_SI_R SPI_SO_R SPI0_MOSI GPP_E3/CPU_GP0 3.3VS
38 SPI_SO_R R196 5.1_1%_04 BA45 AM45 TP_ATTN# 37
SPI_CS_0# AY47 SPI0_MISO GPP_E7/CPU_GP1 BF32 R698 0_04 PCH
PCH BT_EN 34,39
SPI_SCLK_R R195 PCH 5.1_1%_04 AW47 SPI0_CS0# GPP_B3/CPU_GP2 BC33 EXTTS_SNI_DRV1 R172 *10K_04
38 SPI_SCLK_R SPI0_CLK GPP_B4/CPU_GP3
AW48 PCH
SPI0_CS1# AE44 SML4ALERT#
PCH
GPP_H18/SML4ALERT# T33 PCH Rubband
SPI_WP# R581 56_1%_04 SPI_IO2 AY48 AJ46 SML4DATA T35 PCH 2019/12/23

B.Schematic Diagrams
SPI_HOLD# R551 56_1%_04 SPI_IO3 BA46 SPI0_IO2 GPP_H17/SML4DATA AE43 SML4CLK
SPI0_IO3 GPP_H16/SML4CLK T30 PCH
PCH AT40 AC47 SML3ALERT# PCH
38 SPI0_CS2# SPI0_CS2# GPP_H15/SML3ALERT#
PCH BE19 AD48 SML3DATA T92 PCH
BF19 GPP_D1/SPI1_CLK/SBK1/BK1 GPP_H14/SML3DATA AF47 SML3CLK PCH
BF18 GPP_D0/SPI1_CS#/SBK0/BK0 GPP_H13/SML3CLK AB47 GPP_H_12 PCH

Sheet 24 of 59
BE18 GPP_D3/SPI1_MOSI/SBK3/BK3 GPP_H12/SML2ALERT# AD47 SML2DATA
Rubband GPP_D2/SPI1_MISO/SBK2/BK2 GPP_H11/SML2DATA T39
BC17 AE48 SML2CLK T91
2020/01/07 BD17 GPP_D22/SPI1_IO3 GPP_H10/SML2CLK BB44 INTRUDER# R205 330K_04
PCH 1/9
GPP_D21/SPI1_IO2 INTRUDER# VCC_RTC

CML-H QS64 1 OF 13
C C
? PCH
GPP_H15
JTAG ODT IS DISABLED IF LOW SPI_* = 1"~6.5"

Vinafix.com
PCH HAS INTERNAL WEAK PU

VDD3
ME+BIOS ROM 16MB Rubband
U32
2020/01/07
RTC Wake UP 8
VDD SI
5 SPI_SI_M R582 56_1%_04 SPI_SI_R 3.3VA

2 SPI_SO_M R556 PCH 56_1%_04 SPI_SO_R SML3CLK R569 100K_04


C734 SO SML3ALERT# R570 20K_04
0.1u_6.3V_X5R_02 R578 20K_04 SPI_WP# 3 1 PCH SPI_CS_0# PCH
PCH WP# CE# SML3ALERT# R571 PCH *20K_04
PCH 6 SPI_SCLK_M R563 56_1%_04 SPI_SCLK_R
SCK
PCH
R548 20K_04 SPI_HOLD# 7 4 PCH
HOLD# VSS R580
B PCH GD25B127DSIGR 100K_04 B
PCH
Rubband
2019/12/25
PCH
For ITE IT8587B CO-LAY
CONSENT STRAP IS PESONALITY STRAP BOOT HALT W /O TPM 天


ENABLED IF LOW IS ENABLED IF LOW ENABLED IF LOW JTAG ODT ESPI FLASH SHARING MODE ALSPI_MSI R606 0_04 SPI_SI_R
MASTER ATTACHED FLASH SHARING:LOW 39 ALSPI_MSI ALSPI_MSO R547 0_04 SPI_SO_R
PCH HAS NO PCH HAS NO PCH HAS DISABLE:LOW SLAVE ATTACEHD FLASH SHARING:HIGH 39 ALSPI_MSO ALSPI_SCLK R557 0_04 SPI_SCLK_R
INTERNAL INTERNAL INTERNAL WEAK (INTERNAL WEAK PU) (INTERNAL WEAK PD) 39 ALSPI_SCLK ALSPI_CE# SPI_CS_0#
R541 0_04
TERMINATION TERMINATION PU 3.3VA 39 ALSPI_CE#
VDD3 VDD3
W/O TPM
R566
W/O TPM
R546
W/O TPM
R605
PCH *4.7K_04
W/O TPM
20K_04 20K_04
PCH
SPI_SI_R SPI_SO_R GPP_H_12 PCH
SPI_IO2 SPI_IO3
A A

R588 R564
R591 R555 ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
*4.7K_04 *4.7K_04 Title
*4.7K_04 *1K_04
PCH PCH
4,25,26,27,30,32,38,42,47
8,9,16,17,18,21,22,23,25,26,27,28,29,32,33,34,36,37,38,39,41,42,44,46
3.3VA
3.3VS
[24] PCH 1/12-SPI/SMBUS
PCH PCH
27,30 VCC_RTC Size Document Number Rev

4,25,27,30,32,33,34,36,38,39,40,41,42,43,46,47,49,50,51,52,53,54,55 VDD3
A4 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 24 of 59


5 4 3 2 1

PCH 1/9 B - 25
Schematic Diagrams

PCH 2/9
5 4 3 2 1

?
?
U27B
?
K34 J3
2
2
DMI_MT_IR_0_DN
DMI_MT_IR_0_DP
J35 DMI0_RXN USB2N_1 J2
USB_PN1
USB_PP1
35
35
1- USB3 Port 1 Charger
C33 DMI0_RXP USB2P_1 N13 USB_PN2 37
2
2
DMI_IT_MR_0_DN
DMI_IT_MR_0_DP
B33 DMI0_TXN
DMI0_TXP
USB2N_2
USB2P_2
N15 USB_PP2 37 2- Audio USB3 CON
G33 K4 USB_PN3 35
2
2
DMI_MT_IR_1_DN
DMI_MT_IR_1_DP
F34 DMI1_RXN
DMI1_RXP
USB2N_3
USB2P_3
K3 USB_PP3 35 3. Type C
C32 M10 USB TABLE
2 DMI_IT_MR_1_DN DMI1_TXN USB2N_4
B32 L9
2 DMI_IT_MR_1_DP
K32 DMI1_TXP USB2P_4 M1 USB2.0 USB3.0 DEVICE
2 DMI_MT_IR_2_DN DMI2_RXN USB2N_5
D J32 L2 1 1 Charger, PORT 1 D
2 DMI_MT_IR_2_DP DMI2_RXP USB2P_5
C31 K7 USB_PN6 37
2 DMI_IT_MR_2_DN DMI2_TXN USB2N_6
2 DMI_IT_MR_2_DP
B31
G30 DMI2_TXP USB2P_6
K6
L4
USB_PP6 37 6. Audio USB2 CON 2 2 Audio USB3.0 Con.
2 DMI_MT_IR_3_DN DMI3_RXN USB2N_7
F30 L3 3 3,4 Type-C
2 DMI_MT_IR_3_DP DMI3_RXP USB2P_7
C29 G4 USB_PN8 38
2 DMI_IT_MR_3_DN DMI3_TXN USB2N_8
B29 G5
2 DMI_IT_MR_3_DP
A25 DMI3_TXP USB2P_8 M6
USB_PP8 38 8- CCD
B25 RSVD_A25 USB2N_9 N8
RSVD_B25 USB2P_9
6 Audio USB2.0 Con.
P24 H3
BUF_PLT_RST# VDD3 R24 RSVD_P24
RSVD_R24
USB2N_10
USB2P_10
H2 8 CCD
C26 R10
B26 RSVD_C26 USB2N_11 P9 14 BT
B.Schematic Diagrams

U37B F26 RSVD_B26 USB2P_11 G1

14
74LVC08APW PCH G26 RSVD_F26 USB2N_12 G2 VDD3
4 B27 RSVD_G26 USB2P_12 N3
17,24 PLT_RST# RSVD_B27 USB2N_13 USB_OC2#
6 C27 N2
BUF_PLT_RST# 34,36,38,39 RSVD_C27 USB2P_13 VISACH2_D3 GPD_7
5 L26 E5 USB_PN14 34 PCH R181 10K_04
M26 RSVD_L26 USB2N_14 F6 USB_OC1# PCH GPD_7 R182 *10K_04
R639 D29 RSVD_M26 USB2P_14 USB_PP14 34 14- BT USB_OC0# PCH PCH

7
R682 E28 RSVD_D29 AH36 USB_OC0# USB_OC4# PCH PCH

Sheet 25 of 59
100K_04 K29 RSVD_E28 GPP_E9/USB2_OC0# AL40 USB_OC1# USB_OC7# PCH
100K_04 M29 RSVD_K29 GPP_E10/USB2_OC1# AJ44 USB_OC2# USB_OC6# PCH
RSVD_M29 GPP_E11/USB2_OC2# VISACH2_D3 USB_OC5#
XTAL INPUT
Rubband PCH AL41 PCH HIGH -> DIFFERENTIAL
PCH G17 GPP_E12/USB2_OC3# AV47 USB_OC4# PCH
2019/12/17 LOW -> SINGLE ENDED
PCH 2/9
F16 PCIE1_RXN/USB31_7_RXN GPP_F15/USB2_OC4# AR35 USB_OC5#
A17 PCIE1_RXP/USB31_7_RXP GPP_F16/USB2_OC5# AR37 USB_OC6# DESIGN NOTE:
USB2 COMP RES: PLACE WITHIN 1 INCH
B17 PCIE1_TXN/USB31_7_TXN GPP_F17/USB2_OC6# AV43 USB_OC7#
R21 PCIE1_TXP/USB31_7_TXP GPP_F18/USB2_OC7#
C P21 PCIE2_RXN/USB31_8_RXN F4 USB2_COMP R464 113_1%_04 C
B18 PCIE2_RXP/USB31_8_RXP USB2_COMP F3 USB2_VBUSSENSE R465 *1K_04
C18 PCIE2_TXN/USB31_8_TXN USB2_VBUSSENSE U13 TP_PCH_U13 PCH
K18 PCIE2_TXP/USB31_8_TXP RSVD1 G3 USB2_ID R463 *1K_04
PCH
J18 PCIE3_RXN/USB31_9_RXN USB2_ID PCH
B19 PCIE3_RXP/USB31_9_RXP BE41 GPD_7 PCH
HM470 N/A

Vinafix.com
C19 PCIE3_TXN/USB31_9_TXN GPD7
N18 PCIE3_TXP/USB31_9_TXP G45
R18 PCIE4_RXN/USB31_10_RXN PCIE24_TXP G46
D20 PCIE4_RXP/USB31_10_RXP PCIE24_TXN Y41
HM470 N/A C20 PCIE4_TXN/USB31_10_TXN PCIE24_RXP Y40
F20 PCIE4_TXP/USB31_10_TXP PCIE24_RXN G48
G20 PCIE5_RXN PCIE23_TXP G49
B21 PCIE5_RXP PCIE23_TXN W44
A22 PCIE5_TXN PCIE23_RXP W43
K21 PCIE5_TXP PCIE23_RXN H48
J21 PCIE6_RXN PCIE22_TXP H47
D21 PCIE6_RXP PCIE22_TXN U41
HM470 N/A C21 PCIE6_TXN PCIE22_RXP U40
B23 PCIE6_TXP PCIE22_RXN F46
C23 PCIE7_TXP PCIE21_TXP G47
J24 PCIE7_TXN PCIE21_TXN R44
L24 PCIE7_RXP PCIE21_RXP T43
F24 PCIE7_RXN PCIE21_RXN
G24 PCIE8_RXN
B24 PCIE8_RXP
HM470 N/A C24 PCIE8_TXN
PCIE8_TXP
VDD3
B 2 OF 13 VDD3 B
PCH EC DELAY 99ms(UP)
CML-H QS64 U37D

14
SMB_DATA 27,44
DESIGN NOTE: U37C 74LVC08APW

14
SM BUS 5VS 74LVC08APW 12
39 PM_PW ROK SYS_PW ROK_R
㚫㚱⸚㒦䘬 ⓷ 柴婳㉱GND⊭ 央 Q48A 9 11 R630 1K_04
46 VCORE_PG SYS_PW ROK 27
6

⣏ VI A㗪␐怕 婳 怈 暊20m
il D 8 13
3.3VA MTDK3S6R ALL_SYS_PW RGD 10 PCH
1/10 R533 2G PCH

7
S PCH R631
1

7
1K_04 PCH PCH R604
PCH *10K_04
R512 PCH R503 1K_04 3.3VS 10K_04
C713 *1u_6.3V_X5R_02 PCH
1K_04 PCH
PM_PCH_PW ROK 25,27
3

PCH D
SMB_DATA_MAIN_DDR4 8,9 VDD3
SMB_CLK 27,44
Q49A 5G
MTDK3S6R S U37A

14
4
6

PCH D Q48B 74LVC08APW


3

MTDK3S6R D 1 TO VR_ON & EC


42 VCCIO_PW RGD ALL_SYS_PW RGD
2G PCH 3
25,27 PM_PCH_PW ROK 3.3VS ALL_SYS_PW RGD 4,22,39,46
S 5G 2
1

22,27,33,35,41,42,44,47 SUSB#
S PCH
4

Q49B PCH PCH

7
MTDK3S6R R522 1K_04 1 2 R634 C764
27 PCH_DPW ROK
PCH C718 *1u_6.3V_X5R_02 PJ44 *1mm
PCH 10K_04 *0.1u_10V_X7R_04
PCH
SMB_CLK_MAIN_DDR4 8,9
A PCH A

ON

RTL8111H GLAN ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/


Title
4,24,27,30,32,33,34,36,38,39,40,41,42,43,46,47,49,50,51,52,53,54,55 VDD3
[25] PCH 2/12-DMI/PCIE/USB2.0
21,23,33,37,38,39,40,41,54 5VS Size Document Number Rev
4,24,26,27,30,32,38,42,47
8,9,16,17,18,21,22,23,24,26,27,28,29,32,33,34,36,37,38,39,41,42,44,46
3.3VA
3.3VS A3 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 25 of 59


5 4 3 2 1

B - 26 PCH 2/9
Schematic Diagrams

PCH 3/9
5 4 3 2 1

D D

U27C
?
AR2 G36
34 CLINK_CLK CL_CLK PCIE9_RXN PCIE_RXN9_SSD 34
AT5 F36 PCH
34 CLINK_DATA CL_DATA PCIE9_RXP PCIE9_TXN PCIE_RXP9_SSD 34
AU4 C34 C701 0.22u_10V_X5R_04
34 CLINK_RESET CL_RST# PCIE9_TXN
PCIE9_TXP
D34 PCIE9_TXP C700 0.22u_10V_X5R_04
PCIE_TXN9_SSD
PCIE_TXP9_SSD
34
34
M2. PCIe_9
34 SATA_M2_PW R_EN1 P48 K37 PCH
GPP_K8 PCIE10_RXN PCIE_RXN10_SSD 34
V47 J37

PCH
PCH_GPPK10_PCH_NVVDD_EN
PCH_GPPK11_PCH_NVVDDS_EN
V48
W47
GPP_K9
GPP_K10
PCIE10_RXP
PCIE10_TXN
C35
B35
PCIE10_TXN
PCIE10_TXP
C710
C706
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PCIE_RXP10_SSD
PCIE_TXN10_SSD
34
34
M2. PCIe_10
PCH_GPPK0_PCH_PEXVDD_EN GPP_K11 PCIE10_TXP PCIE_TXP10_SSD 34
PCH L47
GPP_K0

B.Schematic Diagrams
raven add 0918 PCH PCH_GPPK1_PCH_FBVDDQ_EN L46 PCH
PCH PCH_GPPK2_PCH_1V8RUN_EN U48 GPP_K1 F44 PCH
SCI#_R GPP_K2 PCIE15_RXN/SATA2_RXN PCIE_RXN15_GLAN 36
PCH R565 *10mil_short U47 E45 PCH
39 SCI#
N48 GPP_K3
GPP_K4
PCIE15_RXP/SATA2_RXP
PCIE15_TXN/SATA2_TXN
B40 PCIE15_TXN
PCIE15_TXP
C727 0.1u_10V_X7R_04
PCIE_RXP15_GLAN
PCIE_TXN15_GLAN
36
36
G-LAN PCIe_15
嶇 BIOS 䡢 娵 R560
PCH
*10mil_short SW I#_R
N47
P47 GPP_K5 PCIE15_TXP/SATA2_TXP
C40 C728 0.1u_10V_X7R_04
PCH
PCIE_TXP15_GLAN 36
39 SW I# GPP_K6
R46 L41
PCH GPP_K7 PCIE16_RXN/SATA3_RXN M40

Sheet 26 of 59
PCH
C712 0.22u_10V_X5R_04 PCIE11_TXP C36 PCIE16_RXP/SATA3_RXP B41
34 PCIE_TXP11_SSD PCIE11_TXN PCIE11_TXP/SATA0A_TXP PCIE16_TXN/SATA3_TXN
C716 0.22u_10V_X5R_04 B36 C41
M2. PCIe_11 34
34
PCIE_TXN11_SSD
PCIE_RXP11_SSD
F39
G38
PCIE11_TXN/SATA0A_TXN
PCIE11_RXP/SATA0A_RXP
PCIE16_TXP/SATA3_TXP
K43

PCH 3/9
34 PCIE_RXN11_SSD PCH SATA_RXN4 37
PCIE11_RXN/SATA0A_RXN PCIE17_RXN/SATA4_RXN K44
BIOS_REC
PCH_RSVD
AR42
AR48 GPP_F10/SATA_SCLOCK
PCIE17_RXP/SATA4_RXP
PCIE17_TXN/SATA4_TXN
A42
B42
SATA_RXP4
SATA_TXN4
37
37 HDD SATA_4
GP39_GFX_CRB_DETECT GPP_F11/SATA_SLOAD PCIE17_TXP/SATA4_TXP SATA_TXP4 37
C AU47 C
MFG_MODE AU46 GPP_F13/SATA_SDATAOUT0 P41
PCH GPP_F12/SATA_SDATAOUT1 PCIE18_RXN/SATA5_RXN R40
C724 0.1u_10V_X7R_04 PCIE14_TXN C39 PCIE18_RXP/SATA5_RXP C42
34 PCIE_TXN14_W LAN PCIE14_TXP PCIE14_TXN/SATA1B_TXN PCIE18_TXN/SATA5_TXN
C723 0.1u_10V_X7R_04 D39 D42
WLAN PCIe_14 34
34
PCIE_TXP14_W LAN
PCIE_RXN14_W LAN
PCH D46
C47
PCIE14_TXP/SATA1B_TXP
PCIE14_RXN/SATA1B_RXN
PCIE18_TXP/SATA5_TXP
AK48 SATA_LED#

Vinafix.com
34 PCIE_RXP14_W LAN PCIE14_RXP/SATA1B_RXP GPP_E8/SATALED# SATA_LED# 38
AH41 SATAGP0 T44 AUTO SATAGP0 & SATAGP1
B38 GPP_E0/SATAXPCIE0/SATAGP0 AJ43 SATAGP1
PCIE13_TXN/SATA0B_TXN GPP_E1/SATAXPCIE1/SATAGP1 SATAGP1 34 L: SATA
C38 AK47 SATAGP2 H: PCIe
C45 PCIE13_TXP/SATA0B_TXP GPP_E2/SATAXPCIE2/SATAGP2 AN47 SATAGP3 PCH
C46 PCIE13_RXN/SATA0B_RXN GPP_F0/SATAXPCIE3/SATAGP3 AM46
PCIE13_RXP/SATA0B_RXP GPP_F1/SATAXPCIE4/SATAGP4 1.05V_VCCST
PCH AM43 ODD_DA#_R
GPP_F2/SATAXPCIE5/SATAGP5 T23
C717 0.22u_10V_X5R_04 PCIE12_TXP E37 AM47
34 PCIE_TXP12_SSD PCIE12_TXP/SATA1A_TXP GPP_F3/SATAXPCIE6/SATAGP6 T89
C720 0.22u_10V_X5R_04 PCIE12_TXN D38 AM48 PCH
M2. PCIe_12/SATA_1a 34
34
PCIE_TXN12_SSD
PCIE_RXP12_SSD
PCH J41
H42
PCIE12_TXN/SATA1A_TXN
PCIE12_RXP/SATA_1A_RXP
GPP_F4/SATAXPCIE7/SATAGP7
AU48
PCH raven add 0629
R440
34 PCIE_RXN12_SSD PCIE12_RXN/SATA1A_RXN GPP_F21/EDP_BKLTCTL EDP_BRIGHTNESS 22
B44 AV46 BLON 22 1K_04
A44 PCIE20_TXP/SATA7_TXP GPP_F20/EDP_BKLTEN AV44
PCIE20_TXN/SATA7_TXN GPP_F19/EDP_VDDEN NB_ENAVDD 22
R37 PCH
R35 PCIE20_RXP/SATA7_RXP AD3 PCH_THERMTRIP#_R R444 30.1_1%_04 PCH_THERMTRIP#
PCIE20_RXN/SATA7_RXN THRMTRIP# PCH_THERMTRIP# 4
D43 AF2 PCH_PECI PCH_PECI 4
C44 PCIE19_TXP/SATA6_TXP PECI AF3 H_PM_SYNC_R R446 30.1_1%_04
PCIE19_TXN/SATA6_TXN PM_SYNC H_PM_SYNC 4
N42 AG5 PLTRST_CPU_N 4
M44 PCIE19_RXP/SATA6_RXP PLTRST_CPU# AE2 R462
PCH H_PM_DOW N 4
PCIE19_RXN/SATA6_RXN PM_DOWN PCH *10K_04
3 OF 13
CML-H QS64 PCH
PCH
B B

3.3VS GFX SELECT TABLE


NORMAL GFX:LOW
BIOS RECOVERY CUSTOMER GFX:HIGH
ENABLE :LOW PCH_RSVD MFG_MODE
R567
3.3VS 3.3VS 3.3VS
*10K_04 PCH

GP39_GFX_CRB_DETECT
R206 R573 R572

100K_04 10K_04 *10K_04 R583

BIOS_REC PCH_RSVD MFG_MODE 10K_04


PCH PCH PCH PCH

A A

SATAGP0 1 8 3.3VS
SATAGP3 RN3 2 7 10K_8P4R_04
SATAGP2 3 6
4 5
SATA_LED# R576 PCH 10K_04
8,9,16,17,18,21,22,23,24,25,27,28,29,32,33,34,36,37,38,39,41,42,44,46 3.3VS ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
4,24,25,27,30,32,38,42,47 3.3VA Title
R695 10K_04
SCI#_R
SW I#_R
R558 PCH *10K_04
4,6,42,46 1.05V_VCCST [26] PCH 3/12-PCIE/SATA/HOST
R559 PCH 10K_04 3.3VA
PCH Size Document Number Rev
PCH Rubband A3 N18P 6-71-NP500-D02 D02
2019/12/19 Date: Monday, February 24, 2020 Sheet 26 of 59
5 4 3 2 1

PCH 3/9 B - 27
Schematic Diagrams
Vinafix.com
PCH 4/9
5 4 3 2 1

PCH ?
PCH ?
U27D
PCH ?
R479 33_04 BD11 BF36 ISH_GP_6_R PCH
33 HDA_BITCLK HDA_BCLK/I2S0_SCLK GPP_A12/BM_BUSY#/ISH_GP6/SX_EXIT_HOLDOFF# PM_CLKRUN#
PCH BE11 AV32 PM_CLKRUN# 39
33 HDA_SDIN0 HDA_SDI0/I2S0_RXD GPP_A8/CLKRUN#
R483 33_04 BF12
27,33 HDA_SDOUT HDA_SDO/I2S0_TXD LAN_DISABLE_N
VDD3 R622 0_04 R623 *45.3K_1%_04 R484 33_04 BG13 BF41 PCH
33 HDA_SYNC HDA_SYNC/I2S0_SFRM GPD11/LANPHYPC
PCH R478 33_04 BE10 BD42 PCH_SLP_W LAN# PCH
33 AZ_RST#_R HDA_RST#/I2S1_SCLK GPD9/SLP_WLAN#
BF10
RTC3.2V BE12 HDA_SDI1/I2S1_RXD BB46 DDR4_DRAMRST#
PCH
BD12 I2S1_TXD/SNDW2_DATA DRAM_RESET# BE32 VRALERTB#
I2S1_SFRM/SNDW2_CLK GPP_B2/VRALERT# BF33 GPP_B1 㓡net ,1018 Jacky
D 6-06-00054-06F CLOSE TO PCH PCH
GPP_B1/GSPI1_CS1#/TIME_SYNC1 D
PCH PCH BE29 TPM_PIRQ# PCH
VCC_RTC AUD_AZACPU_SDO GPP_B0/GSPI0_CS1# TPM_PIRQ# 38 3.3VS
ijıŮŪŭŴ D30
2 AUD_AZACPU_SDO_R
R460 30.1_1%_04 AM2
HDACPU_SDO GPP_K17/ADR_COMPLETE
R47 PCH
AN3 AP29 R108 PCH *100K_04
2 AUD_AZACPU_SDI AUD_AZACPU_SCLK_R AM3 HDACPU_SDI GPP_B11/I2S_MCLK
1 A ijıŮŪŭŴ 2 AUD_AZACPU_SCLK
R459 30.1_1%_04
HDACPU_SCLK SYS_PWROK
AU3 SYS_PW ROK 25
C 3 Angus
2 A PCH AV18 BB47 PCIE_W AKE#
R595
2020/04/20 AW18 GPP_D8/I2S2_SCLK WAKE# BE40 SLP_A# PCIE_W AKE# 36
BAT54CW G C748 R611 20K_1%_04 BA17 GPP_D7/I2S2_RXD GPD6/SLP_A# BF40 PM_SLP_LAN# PCH PCH
34 XTAL_CLKREQ GPP_D6/I2S2_TXD/MODEM_CLKREQ SLP_LAN#
PCH 20K_1%_04 PCH BE16 BC28 SLP_S0# 39,42,46
34 CNVI_RF_RST# GPP_D5/I2S2_SFRM/CNV_RF_RESET# GPP_B12/SLP_S0# SUSB#_PCH
R683 *33_04 PCH DMIC BF15 BF42

0.1u_6.3V_X5R_02
38 DMIC_DATA0 GPP_D20/DMIC_DATA0/SNDW4_DATA GPD4/SLP_S3# SUSC#_PCH SUSB#_PCH 39
PCH R684 *33_04 PCH DMIC BD16 BE42
RTC_RST# 38 DMIC_CLK0 GPP_D19/DMIC_CLK0/SNDW4_CLK GPD5/SLP_S4# SUSC#_PCH 39
AV16 BC42
PCH DMIC AW15 GPP_D18/DMIC_DATA1/SNDW3_DATA GPD10/SLP_S5#
IJıŮŪŭŴ Rubband GPP_D17/DMIC_CLK1/SNDW3_CLK

RTC_VBAT_1
PCH C751 C813 *27P_25V_NPO_02 BE45 SUS_CLK_R R185 33_04
2019/12/30 SUS_CLK 34
B.Schematic Diagrams

GPD8/SUSCLK

1
1u_6.3V_X5R_02 JOPEN1 GPD0/BATLOW#
BF44
BE35
PM_BATLOW #
DSX
PCH
PCH *OPEN_10mil-1MM RTC_RST# BE47 GPP_A15/SUSACK# BC37 R534 *1K_04
SRTC_RST# RTCRST# GPP_A13/SUSWARN#/SUSPWRDNACK 3.3VA Rubband
Rubband BD46
2019/12/17

2
PCH SRTCRST#
2019/12/27 PCH
AY42 BG44 LAN_W AKEUP#
SRTC_RST# 25 PM_PCH_PW ROK PCH_PWROK GPD2/LAN_WAKE# LAN_W AKEUP# 24,34,36,39
RSMRST# BA47 BG42
R632 RSMRST# GPD1/ACPRESENT SLP_SUS#_R AC_PRESENT 39
BD39
SLP_SUS#

Sheet 27 of 59
PCH_DPW ROK AW41 BE46 PW R_BTN#
1K_04 25 PCH_DPW ROK SKIN_THRM_SNSR_ALERT_N BE25 DSW_PWROK GPD3/PWRBTN# SYS_RESET# PW R_BTN# 39
34 SKIN_THRM_SNSR_ALERT_N AU2 PCH
PCH C756 SMB_CLK BE26 GPP_C2/SMBALERT# SYS_RESET# AW29 SPKR_SMC_EXTSMI R159 *10mil_short
25,44 SMB_CLK SMB_DATA GPP_C0/SMBCLK GPP_B14/SPKR PCH_SPKR 33
1u_6.3V_X5R_02 25,44 SMB_DATA BF26 AE3 H_PW RGD 4
GPP_C1/SMBDATA CPUPWRGD

PCH 4/9
RTC_VBAT

PCH BF24 PCH


SML0_CLK BF25 GPP_C5/SML0ALERT# AL3 ITP_PMODE PCH
C PCH SML0_DATA BE24 GPP_C3/SML0CLK ITP_PMODE AH4 C
PCH_HOT_GNSS_DISABLE GPP_C4/SML0DATA PCH_JTAGX H_TCK 4
BD33 AJ4 H_TMS 4
SMC_CPU_THERM BF27 GPP_B23/SML1ALERT#/PCHHOT# PCH_JTAG_TMS AH3
SMD_CPU_THERM GPP_C6/SML1CLK PCH_JTAG_TDO H_TDO 4
BE27 AH2 H_TDI 4
GPP_C7/SML1DATA PCH_JTAG_TDI AJ3 PCH_JTAG_TCK R109 51_04
PCH_JTAG_TCK
1
2

4 OF 13
CML-H QS64 PCH

Vinafix.com
? PCH
J_RTC1 Rubband VDD3
50271-0020N-001 2019/12/27
PCB Footprint = 85204-02R
P/N = 6-20-43130-102 VDD3
PCH VDDQ R625 VDD3

DRAM_RST# 100K_04 U36

5
R619 PCH 74AHC1G08GW PCH 3.3VA
R212 1
470_04 100K_04 4 RSMRST# VCC_3P3DSW_PWRGD Design Note:

D
PCH PCH 2 SMC_CPU_THERM 1 8
PCH_DPWROK > 10ms Delay SMD_CPU_THERMRN1 2 7 1K_8P4R_04
DDR4_DRAMRST# R618 0_04 G Q56 SMB_CLK 3 6
DDR4_DRAMRST# 8,9 17 NV_EN_DOW N

3
2SK3018S3 SMB_DATA 4 5

S
PCH PCH PCH_DPW ROK R193 *20mil short-p RSMRST#
C463
PCH

C
D11 PCH
*0.1u_10V_X7R_04 SML0_CLK
VIN C A R590 90.9K_1%_04 B Q55 R144 1K_04
PCH SML0_DATA R150 1K_04
ZD5231BS2 PCH MMBT3904H PCH

E
B C746 R586 PCH B
PCH PCH
39 EC_RSMRST#

*0.1u_6.3V_X5R_02
20K_1%_04
Flash Descriptor Security Overide VDD3 PCH VDD3
PCH PCH
Low = Disabled-(Default) U6 LAN_W AKEUP# R537 *10K_04

5
High = Enabled 74AHC1G08GW PCIE_W AKE# R201 1K_04
1 PW R_BTN# R549 *100K_04
39 SUSBC_EC#
R486 1K_04 4 PCH
ME_W E 39 SUSC#_PCH SUSC# 42,44 PM_BATLOW #
2 1 8
D28 AC_PRESENT RN2 2
PCH SUSB#_PCH 7 10K_8P4R_04
A C HDA_SDOUT PCH PCH SUSC#_PCH PCH 3 6
3.3VS
HDA_SDOUT 27,33

3
SYS_RESET# 4 5
R183 100K_04
RB751S-40H PM_CLKRUN# R168 8.2K_04
PCH PCH
PCH
PCH
ESPI/LPC SELECT STRAP TOP SWAP OVERRIDE STRAP DCI BSSB MODE VDD3
IF SAMPLED HIGH, ESPI HIGH:TOP SWAP ENABLED PCH HAS INTERNAL WEAK PD SUSC#_PCH
IS SELECTED ELSE LPC LOW:TOP SWAP DISABLED(DEFAULT) SUSB#_PCH U5

5
74AHC1G08GW
PCH HAS INTERNAL WEAK PCH HAS INTERNAL WEAK PD EC EC_EN 1 RSMRST# R589 100K_04
PD DD_ON 4
3.3VS 3.3VA SUSB#_PCH SUSB# 22,25,33,35,41,42,44,47
2 PCH
PCH

3
PCH SUS_CLK R186 *1.5K_04
A R169 R162 R177 100K_04 A
TLS CONFIDENTIALITY ENABLED OD PLL VR ENABLE DISABLED WHEN PCH
150K_1%_04 *4.7K_04
IF SAMPLED HIGH(DEFAULT) SAMPLED LOW
SPKR_SMC_EXTSMI PCH_HOT_GNSS_DISABLE
PCH HAS INTERNAL WEAK PD
PCH PCH
4,24,25,30,32,33,34,36,38,39,40,41,42,43,46,47,49,50,51,52,53,54,55
4,24,25,26,30,32,38,42,47
VDD3
3.3VA ᙔ Ϻ ႝ တ DMFWP DP/
6,8,9,42,44 VDDQ Title
3.3VA R152 10K_04
8,9,16,17,18,21,22,23,24,25,26,28,29,32,33,34,36,37,38,39,41,42,44,46
SKIN_THRM_SNSR_ALERT_N
4,6,47
3.3VS
1.05DX_VCCSTG
[27] PCH 4/12-HDA/SMBUS/RTC
24,30 VCC_RTC Size Document Number Rev
PCH 22,41,42,43,44,45,46,47,48,49,54 VIN
A3 N18P 6-71-NP500-D02 D02

Date: Monday, April 20, 2020 Sheet 27 of 59


5 4 3 2 1

B - 28 PCH 4/9
Schematic Diagrams

PCH 5/9
5 4 3 2 1

?
?
U27E
?
PCH AL13 I_MDP_CLK
MDP OUT (B) (iGPU) GPP_I5/DDPB_CTRLCLK I_MDP_DATA I_MDP_CLK 21
R675 0_04 AT6 AR8
21 MDP_B_HPD GPP_I0/DDPB_HPD0/DISP_MISC0 GPP_I6/DDPB_CTRLDATA HDMI_CTRLCLK I_MDP_DATA 21
D AN10 AN13 D
23 HDMI_HPD GPP_I1/DDPC_HPD1/DISP_MISC1 GPP_I7/DDPC_CTRLCLK HDMI_CTRLDATA HDMI_CTRLCLK 23
R137 *1K_04 AP9 AL10
GPP_I2/DDPD_HPD2/DISP_MISC2 GPP_I8/DDPC_CTRLDATA HDMI_CTRLDATA 23
HDMI OUT(C) T97 R140 *1K_04 AL15 AL9
PCH GPP_I3/DDPF_HPD3/DISP_MISC3 GPP_I9/DDPD_CTRLCLK AR3
PCH
GPP_I10/DDPD_CTRLDATA AN40 DGPU_PW R_EN
PCH DGPU_PW R_EN 17,39
R676 GPP_F23/DDPF_CTRLDATA AT49 DGPU_RST#_PCH
GPP_F22/DDPF_CTRLCLK DGPU_RST#_PCH 16,17
*100K_04 R136
PCH *100K_04 R122 PCH
PCH *100K_0422 AN6 AP41 R114 10K_04 H_SKTOCC_N 4,32
EDP_HPD GPP_I4/EDP_HPD/DISP_MISC4 GPP_F14/PS_ON# M45 DGPU_PW RGD_R
GPP_K23/IMGCLKOUT1 DGPU_PW RGD_R 18
PCH L48
GPP_K22/IMGCLKOUT0 GC6_FB_EN_PCH DGPU_OVRM 54
T45
R115 GPP_K21 GPU_EVENT# GC6_FB_EN_PCH 17,39
T46
GPP_K20 DGPU_SELECT# GPU_EVENT# 16
*100K_04 AJ47

B.Schematic Diagrams
GPP_H23/TIME_SYNC0
PCH 5 OF 13 Rubband
CML-H QS64
? 2019/12/19 3.3VS
Rubband
2020/01/07
PCH DGPU_SELECT#

SERIRQ
R577

R175 PCH
*10K_04

10K_04
Sheet 28 of 59
?
?
U27F
CLOSE TO PCH
DGPU_PW R_EN R200 PCH

PCH
10K_04
PCH 5/9
C
? PCH C
F9 PCH
35 USB3_TXN1 USB31_1_TXN
F7 BB39 R203 15_1%_04
1-USB3.1_Gen2 Port 1 Charger 35 USB3_TXP1
D11 USB31_1_TXP GPP_A1/LAD0/ESPI_IO0 AW37 R178 15_1%_04
LPC_AD0 39
35 USB3_RXN1 USB31_1_RXN GPP_A2/LAD1/ESPI_IO1 LPC_AD1 39 3.3VS
C11 AV37 R202 15_1%_04
35 USB3_RXP1 USB31_1_RXP GPP_A3/LAD2/ESPI_IO2 LPC_AD2 39
BA38 R204 15_1%_04
GPP_A4/LAD3/ESPI_IO3 LPC_AD3 39

Vinafix.com
C3 PCH
37 USB3_TXN2 USB31_2_TXN
D4 BE38 PCH PCH
2-USB3.1_Gen1 Port 2 (Audio B'd) 37 USB3_TXP2
B9 USB31_2_TXP GPP_A5/LFRAME#/ESPI_CS0# AW35 SERIRQ
LPC_FRAME#
SERIRQ 39
39
37 USB3_RXN2 USB31_2_RXN GPP_A6/SERIRQ/ESPI_CS1# S4_STATE#
C9 BA36 R179 *10K_04
37 USB3_RXP2 USB31_2_RXP GPP_A7/PIRQA#/ESPI_ALERT0# SB_KBCRST# SMI#_RR
BE39 SB_KBCRST# 39 R691 *10K_04
C17 GPP_A0/RCIN#/ESPI_ALERT1# BF38 S4_STATE# GPP_F9 R692 10K_04
C16 USB31_6_TXN GPP_A14/SUS_STAT#/ESPI_RESET# GPP_F8 R693 10K_04
G14 USB31_6_TXP BB36 CLK_PCI_KBC_R R180 33_04 SB_KBCRST# R694 10K_04
USB31_6_RXN GPP_A9/CLKOUT_LPC0/ESPI_CLK PCLK_KBC 39
F14 BB34 PCH
USB31_6_RXP GPP_A10/CLKOUT_LPC1 24 Mhz PCH
C15 T48 SMI#_RR R191 *0_04 PCH
USB31_5_TXN GPP_K19/SMI# SMI# 24,32,39 Rubband
B15 T47 PCH
J13 USB31_5_TXP GPP_K18/NMI# PCH
2019/12/26
USB31_5_RXN
PCH Rubband
K13 PCH
USB31_5_RXP 2019/12/23
G12 AH40 PCH_MUTE# PCH
35 USB3_TXP3 USB31_3_TXP GPP_E6/SATA_DEVSLP2 T28
F11 AH35 R173 *0_04 DEVSLP1 34
35 USB3_TXN3 USB31_3_TXN GPP_E5/SATA_DEVSLP1
C10 AL48
3-USB3.1_Gen2 Port 3 TYPE-C_1 35 USB3_RXP3
B10 USB31_3_RXP GPP_E4/SATA_DEVSLP0 AP47 GPP_F9
35 USB3_RXN3 USB31_3_RXN GPP_F9/SATA_DEVSLP7 GPP_F8
AN37
C14 GPP_F8/SATA_DEVSLP6 AN46
35 USB3_TXP4 USB31_4_TXP GPP_F7/SATA_DEVSLP5 LIGHT_KB_DET#
B14 AR47
4-USB3.1_Gen2 Port 4 TYPE-C_2 35 USB3_TXN4
J15 USB31_4_TXN GPP_F6/SATA_DEVSLP4 AP48 KBLED_DET LIGHT_KB_DET# 39
B 35 USB3_RXP4 USB31_4_RXP GPP_F5/SATA_DEVSLP3 B
K16
35 USB3_RXN4 USB31_4_RXN 6 OF 13
CML-H QS64

PCH
?
3.3VS
GPIO
H: W/KBLED
L: W/O KBLED
R574
*10K_04
嶇 BIOS 䡢 娵 W /KBLED
KBLED_DET
USB TABLE
R575
USB2.0 USB3.0 DEVICE *10K_04
1 1 Charger, PORT 1 W /O KBLED
2 2 Audio USB3.0 Con.
3 3,4 Type-C
6 Audio USB2.0 Con.

A 8 CCD A

14 BT

8,9,16,17,18,21,22,23,24,25,26,27,29,32,33,34,36,37,38,39,41,42,44,46 3.3VS
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[28] PCH 5_6/12-DPP/ESPI/USB3.0
Size Document Number Rev
A3 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 28 of 59


5 4 3 2 1

PCH 5/9 B - 29
Schematic Diagrams

PCH 6/9
5 4 3 2 1

D D

PCI-E CLK Usage


C679 15p_50V_NPO_04

PCH 5 GLAN

1
4
6 WLAN
6-07-18034-1A0 8 PEG(NV)
X2 R451
19001-X-015-3 10 SSD (X 4 LANE)
1M_1%_04
B.Schematic Diagrams

SPEC: 20PPM PCH

2
3
PCH ?
C678 15p_50V_NPO_04 ?

Sheet 29 of 59
U27G
PCH ?
BE33
D7 GPP_A16/CLKOUT_48
24 MHz 4 CPU_24MHZ_R_DP CLKOUT_CPUNSSC_P PCH_XDP_CLK_DP
2015.9.11 C6 Y4 PCH

PCH 6/9
4 CPU_24MHZ_R_DN CLKOUT_CPUNSSC CLKOUT_ITPXDP_P PCH_XDP_CLK_DN
Y3 PCH
B8 CLKOUT_ITPXDP
100 MHz4 PCH_CPU_BCLK_R_DP CLKOUT_CPUBCLK_P
4 PCH_CPU_BCLK_R_DN C8 A6
CLKOUT_CPUBCLK CLKOUT_CPUPCIBCLK_P PCH_CPU_PCIBCLK_R_DP 4
C742 15p_50V_NPO_04 B6 PCH_CPU_PCIBCLK_R_DN 100
4 MHz
XTAL24_O U9 CLKOUT_CPUPCIBCLK
C XTAL ᶳ

ᶵ⎗ 㚱 P O W E RO R ᾉ
嘇 XTAL24_IN U10 XTAL_OUT AJ6 C
PCH
XTAL_IN CLKOUT_PCIE_N0

2
1
32.768KHz 暨
␴ ⎴

朊 ᶵ⎗ ㇻ V I A
PC
H X4 R579 AJ7
CLKOUT_PCIE_P0 AH9
10M_06 R461 60.4_1%_04 XCLK_RBIAS T3 CLKOUT_PCIE_N1 AH10
32.768KHZ CM200C_32.768KHZ XCLK_BIASREF CLKOUT_PCIE_P1

3
4
6-22-32R76-0B2 CM200S RTC_X1 PCH BA49 AE14
6-22-32R76-0BJ PCH PCH RTC_X2 BA48 RTCX1 CLKOUT_PCIE_N2 AE15
C739 15p_50V_NPO_04 RTCX2 CLKOUT_PCIE_P2
PCH BF31 AE6
GPP_B5/SRCCLKREQ0# CLKOUT_PCIE_N3

Vinafix.com
BE31 AE7
AR32 GPP_B6/SRCCLKREQ1# CLKOUT_PCIE_P3
BB30 GPP_B7/SRCCLKREQ2# AC2
RTC(10M RES): DON'T CHANGE TO 0402 GPP_B8/SRCCLKREQ3# CLKOUT_PCIE_N4
BA30 AC3
LAN_CLKREQ# AN29 GPP_B9/SRCCLKREQ4# CLKOUT_PCIE_P4
36 LAN_CLKREQ# W LAN_CLKREQ# GPP_B10/SRCCLKREQ5#
AE47 AB2
34 W LAN_CLKREQ# GPP_H0/SRCCLKREQ6# CLKOUT_PCIE_N5 CLK_PCIE_GLAN# 36100 MHz
AC48 AB3
PEG_CLKREQ# GPP_H1/SRCCLKREQ7# CLKOUT_PCIE_P5 CLK_PCIE_GLAN 36
AE41
10 PEG_CLKREQ# GPP_H2/SRCCLKREQ8#
AF48 W4
SSD_CLKREQ# GPP_H3/SRCCLKREQ9# CLKOUT_PCIE_N6 CLK_PCIE_MINI# 34
AC41 W3 100 MHz
34 SSD_CLKREQ# GPP_H4/SRCCLKREQ10# CLKOUT_PCIE_P6 CLK_PCIE_MINI 34
AC39
AE39 GPP_H5/SRCCLKREQ11# W7
AB48 GPP_H6/SRCCLKREQ12# CLKOUT_PCIE_N7 W6
AC44 GPP_H7/SRCCLKREQ13# CLKOUT_PCIE_P7
AC43 GPP_H8/SRCCLKREQ14# AC14
GPP_H9/SRCCLKREQ15# CLKOUT_PCIE_N8 VGA_PEXCLK# 10
AC15 VGA_PEXCLK 10
V2 CLKOUT_PCIE_P8
V3 CLKOUT_PCIE_N15 U2
CLKOUT_PCIE_P15 CLKOUT_PCIE_N9 U3
T2 CLKOUT_PCIE_P9
B T1 CLKOUT_PCIE_N14 AC9 B
CLKOUT_PCIE_P14 CLKOUT_PCIE_N10 CLK_PCIE_SSD# 34 100 MHz
AC11
CLKOUT_PCIE_P10 CLK_PCIE_SSD 34
AA1
Y2 CLKOUT_PCIE_N13 AE9
CLKOUT_PCIE_P13 CLKOUT_PCIE_N11 AE11
AC7 CLKOUT_PCIE_P11
CLKOUT_PCIE_N12 L6
AC6 R6
CLKOUT_PCIE_P12 CLKIN_XTAL CLKIN_XTAL_LCP 34
FCM1005KF-121T03
7 OF 13
CML-H QS64 PCH
3.3VS ? R112
PCH
C377
VDD1.05 R450 *2.7K_1%_04 XCLK_RBIAS 5p_50V_NPO_04
1 8 PEG_CLKREQ# PCH
W LAN_CLKREQ# 10K_04
RN5 2 7 10K_8P4R_04 PCH
3 6 LAN_CLKREQ# PCH
4 5 SSD_CLKREQ#

PCH
PCIe* 100 MHz

A A

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
8,9,16,17,18,21,22,23,24,25,26,27,28,32,33,34,36,37,38,39,41,42,44,46 3.3VS Title
30,42,47 VDD1.05
[29] PCH 7/12-CLKOUT
Size Document Number Rev
A3 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 29 of 59


5 4 3 2 1

B - 30 PCH 6/9
Schematic Diagrams

PCH 7/9
5 4 3 2 1

VDD1.05 1uF x 5 3.3VA 1uF x 2 1.8VA 4.7uF x 1


VDD1.05 22uF x 1 3.3VA 0.1uF x 1 1.8VA 0.1uF x 1
VDD1.05 4.7uF x 1
?
?
U27H
?
5.95A AA22 AW9 0.182A
VDD1.05 Angus VCCPRIM_1P051 VCCPRIM_3P32 3.3VA
AA23
2020/04/20 AB20 VCCPRIM_1P052 BF47 VCC_RTCEXT_CAP
C391 C392 C388 AB22 VCCPRIM_1P053 DCPRTC1 BG47
1u_6.3V_X5R_02 AB23 VCCPRIM_1P054 DCPRTC2 C735
D 22u_6.3V_X5R_06 4.7u_6.3V_X5R_04 VCCPRIM_1P055 D
PCH PCH PCH AB27 V23 0.095A
3.3VA
VCCPRIM_1P056 VCCPRIM_3P35 0.1u_10V_X7R_04
AB28
VCCPRIM_1P057 0.05A
AB30 AN44 PCH
AD20 VCCPRIM_1P058 VCCSPI BC49 0.000416A
CLOSE TO PCH AD23 VCCPRIM_1P059 VCCRTC1 BD49
VDD1.05 VCCPRIM_1P0510 VCCRTC2 VDD3
Rubband AD27
C390 AD28 VCCPRIM_1P0511 AN21 0.145A
2019/12/25 AD30 VCCPRIM_1P0512 VCCPGPPG_3P3 AY8 0.97A
VCCPRIM_1P0513 VCCPRIM_3P33 VCC_RTC
22u_6.3V_X5R_06TOPside limit AF23 BB7
PCH AF27 VCCPRIM_1P0516 VCCPRIM_3P34
AF30 VCCPRIM_1P0517 AC35 0.262A C441 C446
U26 VCCPRIM_1P0518 VCCPGPPHK1 AC36 1u_6.3V_X5R_02 *1u_6.3V_X5R_02
6.66A U29 VCCPRIM_1P0523 VCCPGPPHK2 AE35 PCH PCH
V25 VCCPRIM_1P0524 VCCPGPPEF1 AE36 0.174A
VDD1.05 VCCPRIM_1P0525 VCCPGPPEF2 3.3VA
V27

B.Schematic Diagrams
V28 VCCPRIM_1P0526 AN24 0.14A
V30 VCCPRIM_1P0527 VCCPGPPD AN26
C409 V31 VCCPRIM_1P0528 VCCPGPPBC1 AP26
0.343A

Sheet 30 of 59
*1u_6.3V_X5R_02 VCCPRIM_1P0529 VCCPGPPBC2 3.3VA
PCH 0.0012A AD31 AN320.101A
0.2A AE17 VCCPRIM_1P0514 VCCPGPPA C381 C378
VCCPRIM_1P0515 AT44 0.106A 1u_6.3V_X5R_02 1u_6.3V_X5R_02

PCH 7/9
W22 VCCPRIM_3P31 BE48 0.113A PCH
VDD1.05 Angus VCCDUSB_1P051 VCCDSW_3P31 CLOSE TO PCH
0.42A W23 BE49 PCH (1-3 mm)
2020/04/20 C730 1u_6.3V_X5R_02 VCCDUSB_1P052 VCCDSW_3P32 3.3VA
C394 VCCDSW _1P05 BG45 BB140.00767A C424
4.7u_6.3V_X5R_04 BG46 VCCDSW_1P051 VCCHDA AG19 *0.1u_10V_X7R_04
PCH 0.109A W31 VCCDSW_1P052 VCCPRIM_1P81 AG200.766A PCH CLOSE TO PCH
VCCPRIM_MPHY_1P05 VCCPRIM_1P82
eSPI:1.8V
C AN15 (1-3 mm) LPC:3.3V C
PCH D1 VCCPRIM_1P83 AR15
VDD1.05 VCCPRIM_1P0521 VCCPRIM_1P84 3.3VA
0.015A E1 BB11
VCCPRIM_1P0522 VCCPRIM_1P85 C418
C412 C49 AF19 0.882A *0.1u_10V_X7R_04 PCH1.8VA
*1u_6.3V_X5R_02 0.213A D49 VCCAMPHYPLL_1P051 VCCPHVLDO_1P81 AF20 PCH
PCH E49 VCCAMPHYPLL_1P052 VCCPHVLDO_1P82
P2 VCCAMPHYPLL_1P053 AG31 0.193A
VCCA_XTAL_1P051 VCCPRIM_1P0520

Vinafix.com
0.00428A P3 AF31 0.0859A
VCCA_XTAL_1P052 VCCPRIM_1P0519 AK22 VDD1.05
VDD1.05 VCCDPHY_1P243
0.169A W19 AK23
W20 VCCA_SRC_1P051 VCCDPHY_1P244
C683 VCCA_SRC_1P052 3.3VA
0.0198A C1 AJ22
1u_6.3V_X5R_02 C2 VCCAPLL_1P054 VCCDPHY_1P241 AJ23 R188
VCCAPLL_1P055 VCCDPHY_1P242 3.3VA
PCH 0.0085A V19 BG5
VCCA_BCLK_1P05 VCCDPHY_1P245 100_04 3.3VA
0.021A B1 K47
VDD1.05 VCCAPLL_1P051 VCCMPHY_SENSE
B2 K46 VDD3
B3 VCCAPLL_1P052 VSSMPHY_SENSE
VCCAPLL_1P053 C737
C752 C743 R190 *0.1u_10V_X7R_04
8 OF 13
*22U_6.3V_X6S_08 1u_6.3V_X5R_02 CML-H QS64 PCH PCH
PCH PCH ? PCH PCH 100_04
3.3VA
L17 C384
PCH1.8VA
VDD1.05 . 0.1u_6.3V_X5R_02
PCH
EXT_SUPPLY
Angus
HCB1608KF-121T30 CLOSE TO PCH
B 2020/04/20 (1-3 mm) R138 B
PCH
C675 1.8VA
22U_6.3V_X6S_08
PCH C682
C389 C393 *0_06
4.7u_6.3V_X5R_04 1u_6.3V_X5R_02 R125 PCH
VDD1.05 4.7u_6.3V_X5R_04
PCH PCH PCH 0_06
VDD1.05
PCH
PCH_SUPPLY
C687
1u_6.3V_X5R_02 VDD1.05
VCCMPHY_SENSE 42
PCH
VSSMPHY_SENSE 42

VDD1.05
Angus
2020/04/20
C413
4.7u_6.3V_X5R_04
PCH

VDD1.05

A C376 A
1u_6.3V_X5R_02
PCH

4,24,25,27,32,33,34,36,38,39,40,41,42,43,46,47,49,50,51,52,53,54,55
29,42,47
VDD3
VDD1.05 ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
4,24,25,26,27,32,38,42,47 3.3VA Title
24,27 VCC_RTC
[30] PCH 8/12-POWER
47,55 1.8VA Size Document Number Rev
32 PCH1.8VA A3 N18P 6-71-NP500-D02 D02

Date: Monday, April 20, 2020 Sheet 30 of 59


5 4 3 2 1

PCH 7/9 B - 31
Schematic Diagrams

PCH 8/9

? 5 4 3 2 1
?
U27I
?
A2 AL12 M2 M7 M5
A28 VSS_1 VSS_73 AL17 *M-MARK *M-MARK *M-MARK
A3 VSS_2 VSS_74 AL21
A33 VSS_3 VSS_75 AL24
A37 VSS_4 VSS_76 AL26 H21
A4 VSS_5 VSS_77 AL29 2 4
A45 VSS_6 VSS_78 AL33
D A46 VSS_7
VSS_8
VSS_79
VSS_80
AL38
PCH PCH PCH
3 1 5
A47 AM1 M1 M6 M3
A48 VSS_9 VSS_81 AM18 *M-MARK *M-MARK *M-MARK
A5 VSS_10 VSS_82 AM32 *MTH7_0D2_8
A8 VSS_11 VSS_83 AM49
VSS_12 VSS_84 PCH
AA19 AN12 GND GND
AA20 VSS_13 VSS_85 AN16
AA25 VSS_14 VSS_86 AN34
B.Schematic Diagrams

AA27 VSS_15 VSS_87 AN38


VSS_16 VSS_88 PCH PCH PCH
AA28 AP4 M8 M4 H3
VSS_17 VSS_89 ?
AA30 AP46 *M-MARK *M-MARK 2 4 H24 H23 H9 H10

Sheet 31 of 59
VSS_18 VSS_90 ?
AA31 AR12 C111D111N C111D111N C111D111N C111D111N
AA49 VSS_19 VSS_91 AR16 3 1 5
VSS_20 VSS_92 U27L
AA5 AR34
PCH 8/9 VSS_21 VSS_93 ?
AB19 AR38 BG3 M24
AB25 VSS_22 VSS_94 AT1 BG33 VSS_145 VSS_196 M32 *MTH8_0B9_4D6_0
AB31 VSS_23 VSS_95 AT16 BG37 VSS_146 VSS_197 M34 GND GND
VSS_24 VSS_96 VSS_147 VSS_198 PCH PCH PCH
AC12 AT18 BG4 M49
VSS_25 VSS_97 VSS_148 VSS_199 PCH PCH PCH PCH
AC17 AT21 BG48 M5
AC33 VSS_26 VSS_98 AT24 C12 VSS_149 VSS_200 N12
AC38 VSS_27 VSS_99 AT26 C25 VSS_150 VSS_201 N16
C AC4 VSS_28 VSS_100 AT29 C30 VSS_151 VSS_202 N34 M/B PCH
AC46 VSS_29 VSS_101 AT32 C4 VSS_152 VSS_203 N35
AD1 VSS_30 VSS_102 AT34 C48 VSS_153 VSS_204 N37 H2 H4 H8 H18

Vinafix.com
AD19 VSS_31 VSS_103 AT45 C5 VSS_154 VSS_205 N38 2 4 2 4 2 4 2 4
AD2 VSS_32 VSS_104 AV11 D12 VSS_155 VSS_206 P26
AD22 VSS_33 VSS_105 AV39 D16 VSS_156 VSS_207 P29 3 1 5 3 1 5 3 1 5 3 1 5
AD25 VSS_34 VSS_106 AW10 D17 VSS_157 VSS_208 P4
AD49 VSS_35 VSS_107 AW4 D30 VSS_158 VSS_209 P46
AE12 VSS_36 VSS_108 AW40 D33 VSS_159 VSS_210 R12 *MTH8_0B9_4D6_0 *MTH8_0B9_4D6_0 *MTH8_0B9_4D6_0 *MTH7_0D2_8
AE33 VSS_37 VSS_109 AW46 D8 VSS_160 VSS_211 R16
VSS_38 VSS_110 VSS_161 VSS_212 PCH PCH PCH PCH
AE38 B47 E10 R26 GND GND GND GND GND
AE4 VSS_39 VSS_111 B48 E13 VSS_162 VSS_213 R29
AE46 VSS_40 VSS_112 B49 E15 VSS_163 VSS_214 R3
AF22 VSS_41 VSS_113 BA12 E17 VSS_164 VSS_215 R34 H20 H1 H6
AF25 VSS_42 VSS_114 BA14 E19 VSS_165 VSS_216 R38 2 4 2 4 2 4
AF28 VSS_43 VSS_115 BA44 E22 VSS_166 VSS_217 R4
AG1 VSS_44 VSS_116 BA5 E24 VSS_167 VSS_218 T17 3 1 5 3 1 5 3 1 5
AG22 VSS_45 VSS_117 BA6 E26 VSS_168 VSS_219 T18
AG23 VSS_46 VSS_118 BB41 E31 VSS_169 VSS_220 T32
AG25 VSS_47 VSS_119 BB43 E33 VSS_170 VSS_221 T4 *MTH7_0D2_8 *MTH8_0B9_4D6_0 *MTH8_0B9_4D6_0
VSS_48 VSS_120 VSS_171 VSS_222
B AG27
AG28 VSS_49 VSS_121
BB9
BC10
E35
E40 VSS_172 VSS_223
T49
T5 GND
PCH
GND GND
PCH
GND
PCH
GND
AG30 VSS_50 VSS_122 BC13 E42 VSS_173 VSS_224 T7
AG49 VSS_51 VSS_123 BC15 E8 VSS_174 VSS_225 U12
AH12 VSS_52 VSS_124 BC19 F41 VSS_175 VSS_226 U15
VSS_53 VSS_125 VSS_176 VSS_227 FAN NUT
AH17 BC24 F43 U17 H17
AH33 VSS_54 VSS_126 BC26 F47 VSS_177 VSS_228 U21 H5_5B5_0D3_7 H22
AH38 VSS_55 VSS_127 BC31 G44 VSS_178 VSS_229 U24 2 4
AJ19 VSS_56 VSS_128 BC35 G6 VSS_179 VSS_230 U33
AJ20 VSS_57 VSS_129 BC40 H8 VSS_180 VSS_231 U38 3 1 5
AJ25 VSS_58 VSS_130 BC45 J10 VSS_181 VSS_232 V20
AJ27 VSS_59 VSS_131 BC8 J26 VSS_182 VSS_233 V22
VSS_60 VSS_132 VSS_183 VSS_234 Rubband
AJ28 BD43 J29 V4 *MTH7_0D2_8
AJ30 VSS_61 VSS_133 BE44 J4 VSS_184 VSS_235 V46 PCH 2019/12/23
VSS_62 VSS_134 VSS_185 VSS_236 PCH
AJ31 BF1 J40 W25 GND GND
AK19 VSS_63 VSS_135 BF2 J46 VSS_186 VSS_237 W27
AK20 VSS_64 VSS_136 BF3 J47 VSS_187 VSS_238 W28
AK25 VSS_65 VSS_137 BF48 J48 VSS_188 VSS_239 W30
AK27 VSS_66 VSS_138 BF49 J9 VSS_189 VSS_240 Y10
AK28 VSS_67 VSS_139 BG17 K11 VSS_190 VSS_241 Y12 H7 H5
VSS_68 VSS_140 VSS_191 VSS_242
A
AK30
AK31
AK4
VSS_69
VSS_70
VSS_141
VSS_142
BG2
BG22
BG25
K39
M16
M18
VSS_192
VSS_193
VSS_243
VSS_244
Y17
Y33
Y38
2

3 1
4

5
2

3 1
4

5
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/ A
VSS_71 VSS_143 VSS_194 VSS_245 Title
AK46
VSS_72 VSS_144
BG28 M21
VSS_195 VSS_246
Y9
[31] PCH 9_12/12-VSS,Holes
CML-H9 OF 13
QS64 12 OF 13 *MTH8_0B9_0D4_2 *MTH8_0B9_0D4_2
Size Document Number Rev
CML-H QS64
?
PCH ? PCH
PCH PCH A4 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 31 of 59

B - 32 PCH 8/9
Schematic Diagrams

PCH 9/9

5
NO REBOOThis signal has an integrated weak
pull-down resistor (20 KΩ nominal) to
BOOT STARP
This signal has an integrated weak
4 3 2 1
disable the no reboot strap functionality pull-down resistor (20 KΩ nominal)
by default. to default boot from SPI.
To enable no reboot on TCO Timer To enable boot to LPC, this signal
expiration, this signal should be should be pulled up to V3.3S through
pulled-up to V3.3S through a 1k to 2.2 KΩ a 1k to 2.2 KΩ ± 5% resistor. ?
?
± 5% resistor. 3.3VA
3.3VS U27J
?
Y14
RSVD7 Y15
R153 RSVD8 U37
RSVD6
D R176

*4.7K_04 PCH
*4.7K_04 PCH RSVD5
U35

N32
D
LPSS_GSPI1_MOSI RSVD3 R32
LPSS_GSPI0_MOSI RSVD4
AH15
RSVD2 AH14
3.3VS RSVD1

GPIO
H: W / TPM AL2 H_PREQ# 4
L: W/O TPM R131 PREQ# AM5
PRDY# H_PRDY# 4
10K_04 AM4 H_TRST# 4

B.Schematic Diagrams
CPU_TRST# AK3 PCH_2_CPU_TRIGGER_R R449
嶇 BIOS 䡢 娵 W / TPM
TRIGGER_OUT AK2
30.1_1%_04 PCH_2_CPU_TRIGGER 6
TPM_DET TRIGGER_IN CPU_2_PCH_TRIGGER 6
PCH

Sheet 32 of 59
10 OF 13
CML-H QS64
? PCH
R132
100K_04
W /O TPM ?
?
U27K
?
PCH 9/9
LPSS_GSPI1_MOSI BA26 BA20
BD30 GPP_B22/GSPI1_MOSI GPP_D9/ISH_SPI_CS#/GSPI2_CS0# BB20
AU26 GPP_B21/GSPI1_MISO GPP_D10/ISH_SPI_CLK/GSPI2_CLK BB16
3.3VS AW26 GPP_B20/GSPI1_CLK GPP_D11/ISH_SPI_MISO/GP_BSSB_CLK/GSPI2_MISO AN18
GPP_B19/GSPI1_CS0# GPP_D12/ISH_SPI_MOSI/GP_BSSB_DI/GSPI2_MOSI
Leakage LPSS_GSPI0_MOSI BE30 BF14
C 10K_04 R470 SMI#_R BD29
BF29
GPP_B18/GSPI0_MOSI
GPP_B17/GSPI0_MISO
GPP_D16/ISH_UART0_CTS#/CNV_WCEN
GPP_D15/ISH_UART0_RTS#/GSPI2_CS1#/CNV_WFEN
AR18
BF17
C
BB26 GPP_B16/GSPI0_CLK GPP_D14/ISH_UART0_TXD/I2C2_SCL BE17
PCH
GPP_B15/GSPI0_CS0# GPP_D13/ISH_UART0_RXD/I2C2_SDA
Psys=6.04K BB24

Vinafix.com
R156 *0_04

PCH1.8VA 120W G61 G62


34,39 CNVI_DET#
PCH
BE23
AP24
GPP_C9/UART0A_TXD
GPP_C8/UART0A_RXD
GPP_C11/UART0A_CTS#
BA24
GPP_C10/UART0A_RTS# AG45
BD21 GPP_H20/ISH_I2C0_SCL AH46
R457
ID1 High Low DEBUG BOT AW24 GPP_C15/UART1_CTS#/ISH_UART1_CTS# GPP_H19/ISH_I2C0_SDA
AP21 GPP_C14/UART1_RTS#/ISH_UART1_RTS# AH47
10K_04
TX -> D+ AU24 GPP_C13/UART1_TXD/ISH_UART1_TXD GPP_H22/ISH_I2C1_SCL AH48
ID2 High Low GPP_C12/UART1_RXD/ISH_UART1_RXD GPP_H21/ISH_I2C1_SDA
PCH
RX -> D- AV21
GPP_J1 PCH AW21 GPP_C23/UART2_CTS#
R494 PCH *0_06 UART2_TXD BE20 GPP_C22/UART2_RTS# PCH
Psys=19.6K PCH R492 *0_06 UART2_RXD BD20 GPP_C21/UART2_TXD AV34 DGPU_PW M_SELECT#
T22
150W G61 G62
PCH
BE21
GPP_C20/UART2_RXD

GPP_C19/I2C1_SCL
GPP_A23/ISH_GP5
GPP_A22/ISH_GP4
GPP_A21/ISH_GP3
AW32
BA33 3G_CONFIG2
T20
SATA_PW R_EN 37
BF21 BE34
BC22 GPP_C18/I2C1_SDA GPP_A20/ISH_GP2 BD34
37 I2C_SCL_TP PCH
BF23 GPP_C17/I2C0_SCL GPP_A19/ISH_GP1 BF35 SB_BLON
ID1 Low High 37 I2C_SDA_TP
BE15 GPP_C16/I2C0_SDA GPP_A18/ISH_GP0 BD38
SB_BLON 22
PCH1.8VA BE14 GPP_D4/ISH_I2C2_SDA/I2C3_SDA/SBK4/BK4GPP_A17/SD_VDD1_PWR_EN#/ISH_GP7
GPP_D23/ISH_I2C2_SCL/I2C3_SCL
XTAL SELECT-1 ID2 High Low 嶇 BIOS 䡢 娵
HIGH -> 24 MHZ CML-H ?QS64 11 OF 13
LOW -> 38.4 MHZ ?
R121 ? PCH
B 4.7K_04 NP50 ID 100K_04 R130
嶇 BIOS 䡢 娵 U27M
?
B
PCH
ID1 3.3VS
NP50 ID *100K_04 R129
BOARD_ID1 AW13
GPP_G0/SD_CMD
CNV_WR_CLKN
CNV_WR_CLKP
BD4
BE3
CNVI_W GR_CLKN
CNVI_W GR_CLKP
34
34
VDD3

CNVI_BRI_DT BOARD_ID2 BE9


G61 ID 100K_04 R476 TPM_DET BF8 GPP_G1/SD_DATA0 BB3 SB_BLON R174 *10K_04

R119 ID2 3.3VS


G62 ID 100K_04 R477
18 GPIO4_1V8_MAIN_EN_R
BF9
BG8
GPP_G2/SD_DATA1
GPP_G3/SD_DATA2
GPP_G4/SD_DATA3
CNV_WR_D0N
CNV_WR_D0P
CNV_WR_D1N
BB4
BA3
CNVI_W GR_D0N
CNVI_W GR_D0P
CNVI_W GR_D1N
34
34
34 PCH
24,28,39 SMI# R690 0_04 SMI#_R BE8 BA2
GPP_G5/SD_CD# CNV_WR_D1P CNVI_W GR_D1P 34
*10K_04 BD8
PCH AV13 GPP_G6/SD_CLK BC5
Rubband PCH
GPP_G7/SD_WP CNV_WT_CLKN CNVI_W T_CLKN 34
BB6
2019/12/23 10K_04 R111 AP3 CNV_WT_CLKP CNVI_W T_CLKP 34
4,28 H_SKTOCC_N GPP_I11/M2_SKT2_CFG0
AP2 BE6
Close to M.2 PCH AN4 GPP_I12/M2_SKT2_CFG1 CNV_WT_D0N BD7
CNVI_W T_D0N 34
GPP_I13/M2_SKT2_CFG2 CNV_WT_D0P CNVI_W T_D0P 34
AM7 BG6
PCH1.8VA PCH1.8VA GPP_I14/M2_SKT2_CFG3 CNV_WT_D1N CNVI_W T_D1N 34
BF6
CNV_WT_D1P CNV_W T_RCOMP CNVI_W T_D1P 34
AV6 BA1 150_1%_04 R456 PCH
34 CNVI_GNSS_PA_BLANKING GPP_J0/CNV_PA_BLANKING CNV_WT_RCOMP
AY3 Differential between RCOMPN/RCOMPP.
42,47 GPP_J1 GPP_J1/CPU_C10_GATE# PCIECOMP_N
75K_04 R126 AR13 B12 100_1%_04 R490 PCH
M.2 CNVI STRAP PCH1.8VA R445 R453 AV7 GPP_J11/A4WP_PRESENT PCIE_RCOMPN A13 PCIECOMP_P Length matched to less than 1% trace.
HIGH -> DISABLE 100K_04 R458 AW3 GPP_J10 PCIE_RCOMPP BE5 SD3_RCOMP_1P8 200_1%_04 R468
LOW -> ENABLE
*20K_04 *20K_04 100K_04 R116 AT10 GPP_J2 SD_1P8_RCOMP BE4 SD3_RCOMP_3P3 200_1%_04 R110
PCH PCH 22_04 R447 AV4 GPP_J3 SD_3P3_RCOMP BD1 GPPJ_RCOMP_1P8
34 CNVI_BRI_DT PCH
R127 AY2 GPP_J4/CNV_BRI_DT/UART0B_RTS# GPPJ_RCOMP_1P81 BE1
34 CNVI_BRI_RSP PCH
22_04 R455 BA4 GPP_J5/CNV_BRI_RSP/UART0B_RXD GPPJ_RCOMP_1P82 BE2 200_1%_04 R454
34 CNVI_RGI_DT GPP_J6/CNV_RGI_DT/UART0B_TXD GPPJ_RCOMP_1P83
20K_04 AV3
34 CNVI_RGI_RSP GPP_J7/CNV_RGI_RSP/UART0B_CTS#
PCH PCH AW2 Y35 PCH
34 CNVI_MFUART2_RXD GPP_J8/CNV_MFUART2_RXD RSVD2
AU9 Y36
34 CNVI_MFUART2_TXD
A CNVI_RGI_DT
PCH
GPP_J9/CNV_MFUART2_TXD RSVD3

RSVD1
BC1 A
PCH AL35 T24
PCH 13 OF 13 TP
Close to M.2 PCH

?
CML-H QS64
PCH
PCH
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
8,9,16,17,18,21,22,23,24,25,26,27,28,29,33,34,36,37,38,39,41,42,44,46 3.3VS Title
4,24,25,26,27,30,38,42,47 3.3VA [32] PCH 10_11/12-UART/I2C/GPIO
4,24,25,27,30,33,34,36,38,39,40,41,42,43,46,47,49,50,51,52,53,54,55 VDD3
30 PCH1.8VA Size Document Number Rev
A3 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 32 of 59

5 4 3 2 1

PCH 9/9 B - 33
Schematic Diagrams

ALC293D
5 4 3 2 1

3.3V
ALC293D V1.5
DEFAULT
SHORT
J1 1.5VS HEADPHONE_R
ALC293D

MIC1_VREFO_L
Layout trace > 40 mil ,
suggest to implement shapes.
SUPPORT RTD3

U11 *2mm HEADPHONE_L SLEEVE


30mils
1 5 2 1
2 IN VOUT
R1
GND

1u_6.3V_X5R_02
C492 R266 C515 POWER 1.5VS

1u_6.3V_X5R_02
1u_6.3V_X5R_04 3
SHDN# SET
4 47K_1%_04 1u_6.3V_X5R_04 AUDG ANALOG DIGITAL 5VS
POWER 1.5VS C POWER 1.5VS POWER 1.5VS RING2 R259 0_04 5VS_AUD L7 ALC293D

2.2u_6.3V_X5R_04
D AUDG D
C491 NCT3705U-A HCB1005KF-121T20
R247 POWER 1.5VS R2
Place next to pin 27
1 2 Grounding circuit for Combo Jack

10u_6.3V_X5R_06
10K_04 0.1u_16V_X7R_04 C509 3.3VS while system entry into S3 / S4 /S5

C513
POWER 1.5VS R267 AUDG C496 C494 C495

C
2.2u_6.3V_X5R_04

0.1u_6.3V_X5R_02

2.2u_6.3V_X5R_04
*0.01u_16V_X7R_04

C516

C514
POWER 1.5VS 200K_1%_04 ALC293D
Rubband POWER 1.5VS POWER 1.5VS C519 C520 ALC293D D18

*ZD5232BS2
VDD3 VREG3

0.1u_6.3V_X5R_02

4.7u_6.3V_X5R_04
C488
2020/02/24

36

35

34

33

32

31

30

29

28

27

26

25
22,25,27,35,41,42,44,47 SUSB#

A
U12 AUDG
VOUT=1.25(1+R1/R2) AUDG 3.3VS ALC293D Moat Rubband

MIC1-VREFO

AVDD1

AVSS1
CPVEE

HPOUT-L

LINE1-R/SLEEVE

VREF
CBP

HP-OUT-R

MIC-CAP

LINE1-L/RING2
CBN
IF USE NCT3705U-33 LDO, 2019/12/27 SLEEVE
mount C, dismount R1, R2. ALC293D ALC293D AUDG
B.Schematic Diagrams

ALC293D
ALC293D ALC293D R219 R224

3
C467
1.5VS AUDG
37
AVSS2 I2S_DIN
24 RJ1 Codec AVDD ( Placement near Audio Codec) *100K_04 *100K_04
D
ALC293DAUDG
ALC293D 0_06 ALC293D ALC293D Q10B
38 23 LINE1-VREFO ALC293D 5 G *MTDK3S6R
0.1u_25V_X5R_04 HVDD(3.3V) LINE1-VREFO

Sheet 33 of 59
S ALC293D
C521

4
6
C526 C522 39 22 R238 ALC293D 100K_04 D
LDO2-CAP AUX mode/LINE1 JD ALC293D Q10A
2.2u_6.3V_X5R_04 AUDG 2.2u_6.3V_X5R_04 40 21 C483 2.2u_6.3V_X5R_04 2 G *MTDK3S6R
0.1u_25V_X5R_04 5VS AVDD2 LDO1-CAP AUDG 27,33 AZ_RST#_R

ALC293D ALC293D-CG
AUDG ALC293D ALC293D ALC293D S ALC293D
R225

1
41 20 C484 4.7u_6.3V_X5R_04 MIC1_R AUDG
PVDD1 MIC1-R MIC1_R 37

2.2u_6.3V_X5R_04

0.1u_6.3V_X5R_02
ALC293D
0_04 C524 C525 SPKOUTL+ 42 19 C485 4.7u_6.3V_X5R_04 MIC1_L
ALC293D SPK-OUT-L+ MIC1-L MIC1_L
ANALOG Plane
37
SPKOUTL- 43 18 Moat
ALC293D SPK-OUT-L-
QFN 6x6 I2S_LRCK
3.3VS
DIGITAL Plane
SPKOUTR- 44 17
ALC293D ALC293D SPK-OUT-R- I2S_DOUT LINE1-VREFO R242 2.2K_04
(Include Thermal pad)
C AUDG SPKOUTR+ 45 16 C
SPK-OUT-R+ I2S_SCLK
Digital_ground SLEEVE_CON

0.1u_6.3V_X5R_02
Tied at one point only under 46 15 R250 SLEEVE R262 0_04

GPIO1/DMIC-DATA12
PVDD2 I2S_MCLK SLEEVE_CON 37
Codec or near the Codec 100K_1%_04
C523 47 14 ALC293D

GPIO0/DMIC-CLK
SPDIFO I2S_IN/I2S_OUT JD D12
Analog_ground MIC1_R
48 13 A 1 2.2K_04 R239

SDATA-OUT
EAPD+PD HP/MIC1 JD

Vinafix.com
MIC1_VREFO_L

LDO3-CAP
3 C

SDATA-IN
4/2/2018

DVDD-IO

PCBEEP
MIC1_L

RESET#
BIT-CLK
49 A 2 2.2K_04 R231

I2S OE
㬌 䳬 䶂 嶗 㙓㗪 䓐 ᶵ ᶲ ĭ 㓭⃰ὅ䄏⺈⓮㊯䣢㍍
⛘ ŮŰťŪŧźĭŊŷźIJijIJĵ GND

DVDD

SYNC
C486 R240 R241 Rubband
3.3VS ALC293D *0.1u_6.3V_X5R_02 100K_1%_04 200K_1%_04
2019/12/27 BAT54AS3
Thermal Pad place 9 ALC293D ALC293D ALC293D 50271-0020N-001
Via hole. SPKOUTR+ SPKOUTR+_R

10

11

12
2 NC1
ALC293D R268 L24 1 NC2
D17 3.3VS HP_SENSE 37 HCB1608KF-800T30 C797
R264 Rubband J_SPKR1
BAT54AS3 100K_04 2019/8/30 BEEP_R C792 180p_50V_NPO_04
AZ_RST#_R 0_04 MIC_SENSE 37 2019/12/17 ALC293D ALC293D
2 ALC293D C508 *1u_6.3V_X5R_02 ALC293D
A
3 CODEC_PD# ALC293D

2.2u_6.3V_X5R_04
1
C
3.3VS SPKOUTR- SPKOUTR-_R

D
39 KBC_MUTE# A C517
ALC293D Q21 R269 C498 L25
R263 *100K_04 G *2SK3018S3 SPKOUTL+ SPKOUTL+_L HCB1608KF-800T30 C798
3.3VS
*0_04

0.1u_6.3V_X5R_02
ALC293D ALC293D 180p_50V_NPO_04
D

ALC293D S 2.2u_6.3V_X5R_04 ALC293D L26 C766 ALC293D


Q19 HCB1608KF-800T30 C762
AZ_RST#_R G *BSS138 AZ_RST#_R 27,33 180p_50V_NPO_04
Rubband ALC293D
ALC293D ALC293D *1u_6.3V_X5R_02 ALC293D
2019/12/17
S

R256 33_04 HDA_SYNC 27 ALC293D 50271-0020N-001


HDA_SDIN0 27 SPKOUTL-_L 2 NC1
ALC293D SPKOUTL-
HDA ᶲ
ẞ I2C ᶲ
ẞ 1 NC2
B ALC293D B
2019/7/9 2019/7/9 HDA 1.8V ㍍1.8VS ALC293D HDA_SDOUT 27 L27 C767 J_SPKL1
HDA 3.3V ㍍3.3VS C510 HCB1608KF-800T30
0_04 暣旣
⎗䚩 䔍 HDA_BITCLK 27 ALC293D

22p_25V_NPO_02
ALC293D 180p_50V_NPO_04
ALC293D BEEP_R
38 MIC_CLK2

38 MIC_DATA2
ALC293D
D15
BAT54CS3
PC BEEP0.1u_6.3V_X5R_02
C506

BEEP 1 A ALC293D C505


C 3 BEEP_A R255
RA4.7K_04 BEEP_C
2 A *100p_50V_NPO_04
27 PCH_SPKR FOR VOLUMN ALC293D
ALC293D ADJUST R254 C507
6-06-00543-021 ALC293D
Rubband 4.7K_04 100p_50V_NPO_04
ALC293D ALC293D
2019/12/27
Rubband
2019/12/17
HEADPHONE_L
婳䡢 娵 B EEP枛慷 婧㔜
R261 0_04
HEADPHONE-L 37 1. ⃰
䡢娵 P C H _ S P K R, 婧㔜R A
HEADPHONE_R
2. ℵ
䡢娵 K B C _ B E E P, 婧㔜R B
R243 0_04
HEADPHONE-R 37
RB
R257 0_04 BEEP
39 KBC_BEEP
ALC293D
R260 *4.7K_04
A Rubband A
2019/12/27 ALC293D

39,41,43,49 VREG3 ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/


22,27,41,42,43,44,45,46,47,48,49,54 VIN
Title
4,24,25,27,30,32,34,36,38,39,40,41,42,43,46,47,49,50,51,52,53,54,55
8,9,16,17,18,21,22,23,24,25,26,27,28,29,32,34,36,37,38,39,41,42,44,46
VDD3
3.3VS [33] ALC293D
21,23,25,37,38,39,40,41,54 5VS
Size Document Number Rev
4,24,25,26,27,30,32,38,42,47
2,17,21,22,34,35,37,41,42,44,45,48,51,52,53
3.3VA
3.3V Custom 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 33 of 59


5 4 3 2 1

B - 34 ALC293D
Schematic Diagrams

M.2 WLAN+BT, PCIE4X SSD


5 4 3 2 1

WLAN+BT

D D
J_WLAN1

75 74
40 mil
73 GND13 3.3V3 72 WLAN_3.3V
32 CNVI_WT_CLKP 71 WT_CLKP 3.3V2 70 WLAN C420 C417
32 CNVI_WT_CLKN 69 WT_CLKN PEWAKE1_N 68 WLAN
67 GND12 CLKREQ1_N 66 WLAN 22u_6.3V_X5R_06 0.1u_6.3V_X5R_02
32 CNVI_WT_D0P 65 WT_D0P PERST1_N 64 R155 *0_04 WLAN WLAN
32 CNVI_WT_D0N 63 WT_D0N REFCLK0 62 CLKIN_XTAL_LCP 29 VDD3
61 GND11 IRQ_N(I) 60 R165 *10K_04
32 CNVI_WT_D1P WLAN WLAN_3.3V
59 WT_D1P I2C CLK(O) 58 R163 *10K_04 WLAN_3.3V
32 CNVI_WT_D1N 57 WT_D1N I2C DATA(IO) 56 R170 0_04 WLAN
55 GND10 W_DISABLE1_N(O) 54 WLAN_EN 39 U21
R164 *0_04 WLAN >120 mil >120 mil
24,27,36,39 LAN_WAKEUP# 53 PEWAKE0_N W_DISABLE2_N(O) 52 BT_EN 24,39 5 1
29 WLAN_CLKREQ# WLAN BUF_PLT_RST# 25,34,36,38,39
R158 WLAN *10K_04 51 CLKREQ0_N PERST0_N(O) 50 VIN VOUT
3.3VS GND9 SUSCLK(32Khz)(O) SUS_CLK 27
WLAN 49 48 R154 *33_04 C681 4
29 CLK_PCIE_MINI# 47 REFCLKN0 COEX1_TXD(I/O)1.8V 46 CNVI_MFUART2_RXD 32 VIN/SS
H19 R157 *33_04
29 CLK_PCIE_MINI CNVI_MFUART2_TXD 32

B.Schematic Diagrams
H6_0B5_5D3_7 45 REFCLKP0 COEX2_RXD(I/O)1.8V 44 R151 *33_04 1u_6.3V_X5R_02 3 2
43 GND8 COEX3(I/O)1.8V 42 CL_CLK R143 CNVI_GNSS_PA_BLANKING 32 EN GND
*0_04 WLAN
26 PCIE_RXN14_WLAN 41 PERN0 CLINK_CLK 40 CL_DATAR142 CLINK_CLK 26
*0_04 UP7553PMA5-25
26 PCIE_RXP14_WLAN 39 PERP0 CLINK_DATA 38 CL_RST#R134 CLINK_DATA 26
*0_04 WLAN
37 GND7 CLINK_RESET 36 CLINK_RESET 26
M: NCT3522U -- 6-02-03522-9C0

Sheet 34 of 59
26 PCIE_TXN14_WLAN 35 PETN0 UART_RTS/BRI_DT 34 CNVI_BRI_DT 32
R133 22_04 S: AP2821KTR-G1 6-02-02821-9C0
26 PCIE_TXP14_WLAN 33 PETP0 UART_CTS/RGI_RSP 32 CNVI_RGI_RSP 32
GND6 UART_TX/RGI_DT CNVI_RGI_DT 32 39 WLAN_PWR_EN
WLAN WLAN WLAN WLAN R105 0_04
GND VDD3 WLAN WLAN ㍍⇘ E C ,枰 冯EC 䡢娵
WLAN
E KEY WLAN WLAN

M.2 WLAN+BT,
39,42,47 SLP_SUS# R104 *0_04
Rubband 23 22 R123 22_04 WLAN
32 CNVI_WGR_CLKP 21 WGR_CLKP UART_RX/BRI_RSP 20 CNVI_WAKE# R120 CNVI_BRI_RSP 32
R117 0_04
2019/12/30 32 CNVI_WGR_CLKN 19 WGR_CLKN UART_WAKE_N 18 WLAN
SKIN_THRM_SNSR_ALERT_N 27
100K_04 17 GND5 GND4 16
32 CNVI_WGR_D0P WLAN
15 WGR_D0P LED2_N(OD) 14

PCIE4X SSD
WLAN
32 CNVI_WGR_D0N 13 WGR_D0N PCM_OUT/CLKREQ0 12 XTAL_CLKREQ 27
32,39 CNVI_DET# 11 GND3 PCM_IN 10
L: CNVi 32 CNVI_WGR_D1P 9 WGR_D1P PCM_SYNC/LCP_RSTN 8 CNVI_RF_RST# 27
H: W/O CNVi 32 CNVI_WGR_D1N 7 WGR_D1N PCM_CLK 6
5 GND2 LED1_N(OD) 4 R113
25 USB_PN14 3 USB_DN 3.3V1 2
40 mil
R118
25 USB_PP14 1 USB_DP 3.3V0 WLAN_3.3V
75K_1%_04
C
GND1 WLAN 75K_1%_04 C
WLAN
NFSE0-S6701-TP40
P/N = 6-21-84KZ0-075 C375 C676
PCB Footprint = NXSE0-S67XX-XX40

0.1u_6.3V_X5R_02
PCB Footprint婳 䡢娵㨇
㥳ἧ 䓐 䘬 C o n n e ctor

22u_6.3V_X5R_06
WLAN

Vinafix.com
普ᷕ㷔 溆
WLAN_EN WLAN

WLAN WLAN BT_EN WLAN


WLAN_PWR_EN WLAN
WLAN_3.3V WLAN

NGFF_M (M2) SSD (PCIE 4X) SATA

3.3VS
B B
>120 mil
M2_SSD1_3.3VS NGFF M2 SSD POWR 暨天3A(120m i l )


J_SSD1
R637 C478 C490 C489
SATAGP1 75
H: PCIe 100K_04 73 GND13 74 *0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02 DEFAULT
GND12 3.3V8 22u_6.3V_X5R_06
L: SATA M.2 SSD 71
69 GND11 3.3V7
72
70
M.2 SSD M.2 SSD
M.2 SSD
SHORT M2_SSD1_3.3VS
26 SATAGP1 67 PEDET(NC-PCIe/GND-SATA) 3.3V6 68 3.3VS
GND GND GND PJ21
NC18 SUSCLK(32Khz)(O) *OPEN_2A
2 1
120 MIL
M KEY
C475 U9 M.2 SSD C493 C497
57 58 5 1
55 GND10 NC17 56 M.2 SSD *0.1u_6.3V_X5R_02 IN OUT M.2 SSD *0.1u_6.3V_X5R_02 *0.1u_6.3V_X5R_02
29 CLK_PCIE_SSD 53 REFCLKP NC16 54 2
29 CLK_PCIE_SSD# 51 REFCLKN PEWake#(IO) 52 GND
M.2 SSD M.2 SSD
49 GND9 CLKREQ#(IO) 50 SSD_CLKREQ# 29 4 3
3.3V R230 *10K_04
26 PCIE_TXP12_SSD 47 PETp0/SATA-A+ PERST#(O) 48 BUF_PLT_RST# 25,34,36,38,39 EN OCB
26 PCIE_TXN12_SSD 45 PETn0/SATA-A- NC15 46
M.2 SSD R229 *0_04 *SY6288E1AAC
GND8 NC14 26 SATA_M2_PWR_EN1
R636 *10mil_short SATA1_RXN_SSD 43 44 M.2 SSD
26
26
PCIE_RXN12_SSD
PCIE_RXP12_SSD
Reserved
R635 *10mil_short SATA1_RXP_SSD
M.2 SSD
41
39
37
PERp0/SATA-B-
PERn0/SATA-B+
GND7
NC13
NC12
NC11
42
40
38
M.2 SSD
RTD3 POWER
26 PCIE_TXP11_SSD 35 PETp1 DEVSLP(O) 36 DEVSLP1 28
R234 0_04 VDD3
26 PCIE_TXN11_SSD 33 PETn1 NC10 34 3IN1
R235 0_04
26 PCIE_RXP11_SSD
31 GND6
PERp1
NC9
NC8
32 R236 0_04 80CLK 3IN1
80CLK
DEBUG PORT
39
39
29 30 M.2 SSD
26 PCIE_RXN11_SSD 27 PERn1 NC7 28 M2_SSD1_3.3VS M.2 SSD
25 GND5 NC6 26 M.2 SSD
26 PCIE_TXP10_SSD 23 PETp2 NC5 24
26 PCIE_TXN10_SSD 21 PETn2 NC4 22
19 GND4 NC3 20 C480
26 PCIE_RXP10_SSD 17 PERp2 NC2 18 0.1u_6.3V_X5R_02
26 PCIE_RXN10_SSD 15 PERn2 3.3V5 16 M.2 SSD
13 GND3 3.3V4 14
26 PCIE_TXP9_SSD 11 PETp3 3.3V3 12
26 PCIE_TXN9_SSD 9 PETn3 3.3V2 10 GND
7 GND2 DAS/DSS#(I)(OD) 8 M2M_SSD1_LED# 38
26 PCIE_RXP9_SSD 5 PERp3 NC1 6
26 PCIE_RXN9_SSD 3 PERn3 NC0 4
80 mils
A GND1 3.3V1 M2_SSD1_3.3VS A
1 2
GND0 3.3V0
C479 C487 >120 mil
NASM0-S6701-TSH4 0.1u_10V_X7R_04 *0.1u_10V_X7R_04
P/N = 6-21-84KW0-075 M.2 SSD M.2 SSD
GND PCB Footprint = 213maaa32xa C482 C481 C499
PCB Footprint婳

娵㨇
㥳 ἧ 䓐 䘬 C o n n e c tor
M.2 SSD GND GND *0.1u_10V_X7R_04 0.1u_10V_X7R_04 22u_6.3V_X5R_06
M.2 SSD M.2 SSD M.2 SSD

GND GND GND


2,17,21,22,33,35,37,41,42,44,45,48,51,52,53
8,9,16,17,18,21,22,23,24,25,26,27,28,29,32,33,36,37,38,39,41,42,44,46
3.3V
3.3VS
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
4,24,25,27,30,32,33,36,38,39,40,41,42,43,46,47,49,50,51,52,53,54,55 VDD3
[34] M.2 WLAN+BT, PCIE4X SSD
Size Document Number Rev
A2 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 34 of 59


5 4 3 2 1

M.2 WLAN+BT, PCIE4X SSD B - 35


Schematic Diagrams

USB, Charger
5 4 3 2 1

J_TYPEC1
UCF3T-21S01-0P11
5V Y
A1 B12
USBVCC3.1_1 GND GND
U22 A_UTXP_SW2_J A2 B11 USB3_RXP4_J
5 1
100 MIL A_UTXN_SW2_J A3 TX0_P RX0_P B10 USB3_RXN4_J
C685
6-02-75495-9C0 W/O USB CHARGER
10u_6.3V_X5R_06
IN OUT

GND
2 C684 C680 USBVCC3.1_1
A4
TX0_N

VBUS
RX0_N

VBUS
B9
USBVCC3.1_1
USB3.1 PORT(PORT1) VDD5 USBVCC_CH
TYPE-C 80 mil
4 3 0.1u_6.3V_X5R_02 *0.1u_10V_X7R_04 TYPEC_CC1 A5 B8 U20
EN OCB CC1 SBU2 5 1
80 mil
TYPE-C TYPE-C TYPE-C
SY6288E1AAC TYPEC_UDP_J A6 B7 TYPEC_UDN_J C665 VIN VOUT DD_ON# R435 0_04 USB_DD_ON#
R469 TYPEC_UDN_J A7 USB2_P_T USB2_N_B B6 TYPEC_UDP_J 2 41 DD_ON#
D 0_04 6-02-62881-9C0 10u_6.3V_X5R_06 C660 C664 W/O CHG TYPE-A1 D
39 CC_EN USB2_N_T USB2_P_B GND
TYPE-C TYPEC_CC2 TYPE-A1 暞ẞ伖㕤妲嘇↮ 㓗嗽
TYPE-C TYPE-C A8 B5 W/ CHG TYPE-A1 R434 100K_04 4 3 *0.1u_6.3V_X5R_02
SBU1 CC2 R433 *0_04 EN# OC# 0.1u_6.3V_X5R_02 TYPE-A1
A9 B4
22,25,27,33,41,42,44,47 SUSB# Default Low USB_PN1 B_UDN
USBVCC3.1_1 USBVCC3.1_1 U2 W/ CHG TYPE-A1 R429 0_04
VBUS VBUS 8 1 USB_DD_ON# uP7549UMA5-20
R436 0_04 TYPE-A1

USBVCC3.1_1 TYPE-C USB3_RXN3_J


USB3_RXP3_J
A10
A11

A12
RX1_N
RX1_P
TX1_N
TX1_P
B3
B2

B1
A_UTXN_SW1_J
A_UTXP_SW1_J
39,41,43

25
DD_ON

USB_PN1
W/ CHG TYPE-A1
USB_PN1

USB_PP1
7

6
CB

TDM
PRE#

DM
2

3
B_UDN

B_UDP
TYPE-A1
USB_PP1
W/O CHG TYPE-A1

R430 0_04 B_UDP

GND GND 25 USB_PP1 TDP DP W/O CHG TYPE-A1


C677 22u_6.3V_X5R_06

GND
GND1
GND2
GND3
GND4
GND5
GND6
GND7
GND8
C668 22u_6.3V_X5R_06 5 4 CDP
VDD5 VCC CDP VDD5
C670 1u_6.3V_X5R_02 暞ẞ伖㕤妲嘇↮ 㓗嗽
C673 1u_6.3V_X5R_02 C661 SLG55593VTR R432 R431

9
C674 1u_6.3V_X5R_02 TDFN8-2X2MM 10K_04

GND1
GND2
GND3
GND4
GND5
GND6
GND7
GND8
C671 1u_6.3V_X5R_02 0.1u_6.3V_X5R_02 *10K_04 W/ CHG TYPE-A1
3.3V _
TYPE-C W/ CHG TYPE-A1 CB Smart CDP
TYPE-C pin8 pin4 Function
TYPE-C
SLG55583VTR : 6-02-55583-9D0 P2P
SLG55593VTR : 6-02-55593-9D0 DCP autodetect with
TYPE-C 0 X mouse/keyboard wake up
TYPE-C
TYPE-C
B.Schematic Diagrams

1 0 S0 Charging with SDP

4.7K_04 R442

R448
1 1 S0 Charging with CDP

4.7K_04
TYPE-A1 TYPE-C

Sheet 35 of 59
C L16 TYPE-C D26 To Con. C
4 3
10 1 TYPEC_UDN_J
25 USB_PN3 1 2 9 2 TYPEC_UDP_J
25 USB_PP3 8 3
*WCM2012F2S-161T03-short
TYPEC_CC1

USB, Charger
7 4
39 CC1_DET TYPEC_CC2
6 5
39 CC2_DET
ESD73034D
TYPE-C D8
SWAP 11/21 Jacky TYPE-A1
C348 0.22u_10V_X5R_04 USB3_TXP1_R 10 1 USB3_TXP1_RJ
28 USB3_TXP1 C347 0.22u_10V_X5R_04 USB3_TXN1_R 9 2 USB3_TXN1_RJ
28 USB3_TXN1
close to connector TYPE-A1
USB3_RXP1
8
7
3
4 USB3_RXP1_RJ
28 USB3_RXP1 USB3_RXN1 USB3_RXN1_RJ
6 5
28 USB3_RXN1
ESD73034D

TYPE-C
R103 220K_1%_04
R107 220K_1%_04

Vinafix.com
TYPE-C

TYPE-C D10
TYPE-C
C374 0.33u_6.3V_X5R_04 USB3_RXN4_R 10 1 USB3_RXN4_J TYPE-A1
B 28
28
USB3_RXN4
USB3_RXP4 C373 0.33u_6.3V_X5R_04 USB3_RXP4_R

A_UTXP_SW2_R
9
8
2
3
USB3_RXP4_J

A_UTXP_SW2_J
USB3.0/3.1 PORT(PORT3) TYPE-A1
B

C370 0.22u_10V_X5R_04 7 4 C659 *22u_6.3V_X5R_06


28 USB3_TXP4 A_UTXN_SW2_R A_UTXN_SW2_J USBVCC_CH GND
C367 0.22u_10V_X5R_04 6 5
28 USB3_TXN4 C663 22u_6.3V_X5R_06
GND
TYPE-C ESD73034D
TYPE-C TYPE-C C662 22u_6.3V_X5R_06
GND
TYPE-A1
J_USB1
D25
USB3_TXP1_RJ 9 GND1
SSTX+ SHIELD

Standard-A
10 1 1
TYPE-C L15 9 2 USB3_TXN1_RJ 8 VBUS GND3
R89 220K_1%_04 B_UDP 4 3 8 3 2 SSTX- SHIELD
R92 220K_1%_04 7 4 USB_PP1RJ 4 D-
TYPE-C B_UDN 1 2 6 5 USB_PN1RJ 3 GND
TYPE-C D9 *WCM2012F2S-161T03-short USB3_RXP1_RJ 6 D+ GND4
TYPE-C 7 SSRX+ SHIELD
C364 0.33u_6.3V_X5R_04 USB3_RXN3_R 10 1 USB3_RXN3_J ESD73034D USB3_RXN1_RJ 5 GND_D GND2
28 USB3_RXN3 TYPE-A1
C361 0.33u_6.3V_X5R_04 USB3_RXP3_R 9 2 USB3_RXP3_J SSRX- SHIELD
28 USB3_RXP3 TYPE-A1
8 3
C360 0.22u_10V_X5R_04 A_UTXP_SW1_R 7 4 A_UTXP_SW1_J C18912-90939-L
28 USB3_TXP3 C357 0.22u_10V_X5R_04 A_UTXN_SW1_R 6 5 A_UTXN_SW1_J
28 USB3_TXN3 TYPE-A1
TYPE-C ESD73034D GND GND
TYPE-C TYPE-C

A A

22,37,41,42,44,47,52 5V
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
2,17,21,22,33,34,37,41,42,44,45,48,51,52,53
41,43
3.3V
VDD5
[35] USB TYPE C & A CHARGER
Size Document Number Rev

Custom
N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 35 of 59


5 4 3 2 1

B - 36 USB, Charger
Schematic Diagrams

Card Reader / LAN RTL8411B


5 4 3 2 1

Crystal 䓐 HSX32 1S(3. 2X2. 5X0. 65)



meet realtek Freq tolerance 50ppm
LAN (RTL8411B) 6 IN 1 SOCKET - MMC / RSMMC
- SD / mini SD / SDHC / SDXC
Switching Regulator close to PIN48
RSET R187 2.49K_1%_04
XTAL2
RTL8411
R545 1M_04 XTAL1 (>20mil) VDD10
Gary_For common design
R211 10K_04 AVDD33 Ra
RTL8411 RTL8411 REGOUT R610 *15mil_short_06VDD10

AVDD33
FOR S5 WAKE UP ON LAN (>20mil)

VDD10
TO SB PCH WAKE#. RTL8411 Ca Cb J_CARD-REV1
D R210 *10mil_short SD_D3/MS_D3_R P1 D
1 2 PCIE_W AKE# 27 CD/DAT3
RTL8411 LDO Mode㗪
: La, Ca, Cb ᶵ
ᶲẞ,R a ᶲ ẞ SD_CMD/MS_D2_R P2
CMD
P3
4 3 LAN_W AKEUP# TO EC8587 PIN123 LAN_WAKEUP# P4 VSS1

SD_CD#
LAN_W AKEUP# 24,27,34,39 慷䓊䡢娵 ⼴ 暣 旣 ,㓡SHORT 暞 ẞ VCC_CARD SD_CLK/MS_D0_R VDD
X3 FSX3L 25MHZ P5

XTAL2
XTAL1
C729 PCBfootprint: C732 C733 P6 CLK
HSX321G
C738 6-06-75140-068 SD_D0/MS_D1_R P7 VSS2
5p_50V_NPO_04 RTL8411 RTL8411 RTL8411 SD_D1_R P8 DAT0

0.1u_6.3V_X5R_02

0.1u_6.3V_X5R_02
5p_50V_NPO_04 SD_D2/MS_CLK_R DAT1
6-07-5R074-1A0 P9
RTL8411 RTL8411 MS_BS/SD_W P# P10 DAT2
48
47
46
45
44
43
42
41
40
39
38
37
U31 BIOS pulls high or low to GPO pin, SD_CD# P11 WRITE PROTECT
MS_CD# Pkease refer to LAN/PHY Disable P12 CARD DETEST

LED2
CKXTAL2
CKXTAL1

SD_CD#
LED0
RSET
LV_CEN

LED_CR
LANWAKEB
LED1/GPO
HV_GIGA

49 Application Note.
P13 GND
SPEC:30PPM E_PAD GND

B.Schematic Diagrams
P14
R600 1K_04 P15 GND
3.3VS GND
Rubband
RTL8411 SD460-D1250BR-01
R601
2019/12/26
RTL8411
15K_04
LAN_MDIP0 1 36 REGOUT RTL8411
LAN_MDIN0 MDIP0 REG_OUT REGOUT
2 35 Remind that R109 using the ⼭ E M I䡢娵 ⬴ , 㓡 SHORT
Sheet 36 of 59
MDIN0 VDDREG D3V3 main power (S0 power).
VDD10 3 34 ENSW REG 崘ℏ Ⰼ .
LAN_MDIP1 4 AVDD10 ENSWREG 33 SD_CMD/MS_D2 R521 0_04 SD_CMD/MS_D2_R
LAN_MDIN1 MDIP1 VDD1 VDD10 SD_D0/MS_D1 SD_D0/MS_D1_R
5 32 AVDD33 R585 0_04
LAN_MDIP2 6 MDIN1 VD33 31 ISOLATEB SD_D1 R603 0_04 SD_D1_R

Card Reader /
LAN_MDIN2 7 MDIP2 ISOLATEBPIN 30 PERSTB R599 *10mil_short RTL8411 SD_D2/MS_CLK R498 0_04 SD_D2/MS_CLK_R
8 MDIN2 RTL8411B PERSTBPIN 29 CLKREQB
BUF_PLT_RST# 25,34,38,39
R598 0_04 LAN_CLKREQ# 29
SD_CLK/MS_D0 R552 0_04 SD_CLK/MS_D0_R
VDD10 LAN_MDIP3 AVDD10 CLKREQBPIN MS_BS/SD_W P# SD_D3/MS_D3 SD_D3/MS_D3_R
9 28 RTL8411 R504 0_04
LAN_MDIN3 MDIP3 QFN48 MS_BS/SD_WP# LAN_CLKREQ#⤪ᶵἧ䓐⎗㕟 攳
,㕤 P C H 䪗 䚜 ㍍

C736

C699
10 27 P ULLDO WN RTL8411

LAN RTL8411B
MDIN3 DV33_18 VDD33/18
C 11 26 RTL8411B_HSON C754 0.1u_10V_X7R_04 RTL8411 C
AVDD33 HV_GIGA HSON RTL8411B_HSOP PCIE_RXN15_GLAN 26
3.3VS 12 25 C753 0.1u_10V_X7R_04 RTL8411
VDD3 HSOP PCIE_RXP15_GLAN 26

*5p_50V_NPO_04

*5p_50V_NPO_04
RTL8411
capacitors must be close to pin side. RTL8411
SD_CMD/MS_D2
SD_CLK/MS_D0

SD_D2/MS_CLK

C432 RTL8411 RTL8411


SD_D0/MS_D1

SD_D3/MS_D3

RTL8411

Vinafix.com
REFCLK_N
REFCLK_P
CARD_3V3

0.1u_6.3V_X5R_02 Rubband Close to chip


RTL8411
VDDTX

2019/12/26
SD_D1

PIN12
HSIN
HSIP

RTL8411 RTL8411
AVDD33
RTL8411B
13
14
15
16
17
18
19
20
21
22
23
24

R628 R624
6-03-08411-032 VDD3
SD_CMD/MS_D2

RTL8411
SD_CLK/MS_D0

SD_D2/MS_CLK

*28mil short-p *28mil short-p


SD_D0/MS_D1

SD_D3/MS_D3

CARD_3V3 C458 C437


CLK_PCIE_GLAN# 29 RTL8411 RTL8411 C431
CLK_PCIE_GLAN 29
0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02
EVDD10
SD_D1

PCIE_TXN15_GLAN 26 PIN11 PIN32 0.1u_6.3V_X5R_02


VCC_CARD
PCIE_TXP15_GLAN 26 PULL HIGH: SWR Mode 60 mil RTL8411
PIN48
RTL8411 D3V3
RTL8411 RTL8411
R609
C731 C725 R602
VDD10 VDD10 VDD10 VDD10 VDD33/18 CARD_3V3 ENSW REG *20mil_04
0.1u_6.3V_X5R_02 22u_6.3V_X5R_06
*28mil short-p
C456 LDO Mode
RTL8411
C439 C457 C430 C429 C459 C726
RTL8411 RTL8411
PULL LOW: LDO Mode *0.1u_6.3V_X5R_02

䓊䡢 娵 LDO M O D E OK⼴
, RTL8411
0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02 Near Cardreader CONN 㓡 S H O R T暞

B B

PIN3 PIN8 PIN33 PIN46 PIN27 PIN13


RTL8411 RTL8411 RTL8411 RTL8411 RTL8411 RTL8411 EVDD10

R208 0_06
䔞攱 ho
斄 t暣 㸸 /
s D㉼ ㍺㗪 , V C C _ C A R
C
R
A D VDD10

GIGA LAN (RTL8411) L14


暣⡻ㅱ Ỷ 㕤0.5ặ䈡 , 㚨⮹ 暨 天
1 ms 㛇 攻
VDD3 meet rising time
RTL8411 C447

0.1u_6.3V_X5R_02
C444

1u_6.3V_X5R_02
4 3 RTL8411 DLMX1+ J_RJ_1 >1ms RTL8411
PIN20
RTL8411
LAN_MDIP0 12 13 LMX1+ 1 GND1 PIN20
LAN_MDIN0 TD4+ MX4+ L3 2*WCM2012F2S-161T03-SHORT DA+ shield
11 14 LMX1- 1 DLMX1- 2 GND2
LAN_MDIP1 TD4- MX4- DA- shield
9 16 LMX2+ 4 3 RTL8411 DLMX2+ 3
LAN_MDIN1 TD3+ MX3+ DB+
8 17 LMX2- DLMX2- 6
TD3- MX3- L4 2 *WCM2012F2S-161T03-SHORT DB-
1
4 3 0.2_06
LAN_MDIP2
LAN_MDIN2
LAN_MDIP3
LAN_MDIN3
6
5
3
2
TD2+
TD2-
TD1+
MX2+
MX2-
MX1+
19
20
22
23
LMX3+
LMX3-
LMX4+
LMX4-
1
4 3
RTL8411
L13*WCM2012F2S-161T03-SHORT
2
DLMX3+
DLMX3-
DLMX4+
DLMX4-
4
5
7
8
DC+
DC-
DD+
LAN POART CARD_3V3 R536

6-14-0R23F-01B-1
0.2R_5%_06
VCC_CARD

TD1- MX1- DD-


1 2 RTL8411 RTL8411
10 15 NMCT_4 L12 *W CM2012F2S-161T03-SHORT C100LE-108H9-L
40 mil 7 TCT4 MCT4 18 NMCT_3
TCT3 MCT3 RTL8411
4 21 NMCT_2
TCT2 MCT2 NMCT_1
Rubband
1 24
TCT1 MCT1 2019/12/26
GST5009 LF
C655 RTL8411
A A
0.01u_16V_X7R_04
R47 75_04 NMCT_R
RTL8411 R51 75_04
R57 75_04
Rubband
2019/12/26
R67
RTL8411
RTL8411
75_04

C244
8,9,16,17,18,21,22,23,24,25,26,27,28,29,32,33,34,37,38,39,41,42,44,46 3.3VS
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
4,24,25,27,30,32,33,34,38,39,40,41,42,43,46,47,49,50,51,52,53,54,55 VDD3 Title
1013
RTL8411
RTL8411 10P_2KV_NPO_12
[36] CARD READER/ LAN RTL8411B
modify ℙ
䓐䶂嶗 RTL8411
Size Document Number Rev
A3 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 36 of 59


5 4 3 2 1

Card Reader / LAN RTL8411B B - 37


Schematic Diagrams

HDD, TP, Audio, Hall Conn


5 4 3 2 1

FOR SUPPORT OPTANE project, SATA HDD≈


POWER 暣
GATEING嶗 HDD CONNECT1 (MASTER)

J_HDD1 Gen3
1 JHDD_SATA_TXP4 C788 0.01u_16V_X7R_04
2 JHDD_SATA_TXN4 SATA_TXP4 26
C787 0.01u_16V_X7R_04
D
DEFAULT 3 SATA_TXN4 26 D
4 JHDD_SATA_RXN4
SHORT SATA_5VS
5 JHDD_SATA_RXP4
C795
C799
0.01u_16V_X7R_04
0.01u_16V_X7R_04
SATA_RXN4 26
6 SATA_RXP4 26
HDD
PJ221 2 *OPEN-3mm 7
HDD
8 HDD
5VS SATA_5VS 9 HDD
U13 HDD R271 10
2.5A 2.5A
5 1 SATA_5VS
IN OUT *220_06 FP225H-010S10M
C512 2 HDD PCB Footprint = FP225H-010-xxxM C796 C791 C800 C801
GND C518 B Y ἧ䓐䘬廠↢暣 ⡻ 婧㔜 , P/N = 6-20-94K10-010
*10u_6.3V_X5R_06 4
EN OCB
3 ὅ≇ 䌯 ( 旣 ῤ& ⊭ 墅⣏⮷ ) HDD

0.1u_6.3V_X5R_02

1u_6.3V_X5R_02

22u_6.3V_X5R_06

22u_6.3V_X5R_06
HDD *0.1u_6.3V_X5R_02
*SY6288E1AAC HDD

D
6-02-62881-9C0 Q22
3.3V R258 HDD *4.7K_04 HDD
B.Schematic Diagrams

3A SUSB G
21,41 SUSB
32 SATA_PW R_EN *2SK3018S3

S
HDD
HDD HDD HDD HDD

Sheet 37 of 59 C
㓦暣徜 嶗 枸䔁ᶵ ᶲ
C

HDD, TP, Audio,


Hall Conn FOR AUDIO BOARD
CLICK PAD TP_VCC

CLICK
3.3VS

Vinafix.com
R233 *0603_short_P 5V

CLICK
C789 *10u_6.3V_X5R_06 6-20-94K20-130
CLICK CLICK PCB Footprint = fp225h-030gxxm 5V
C793 1u_6.3V_X5R_02 FP225H-030S10M C464
J_TP1 CLICK 30 0.1u_6.3V_X5R_02
C794 0.1u_6.3V_X5R_02 30 29 AUDIO
8 TP_I2C_DAT_CON 29 28
7 TP_I2C_CLK_CON 28 27
6 TP_ATTN# 3.3VS 27 26
5 26 25
4 TP_DATA_CON 25 24
3 TP_CLK_CON 24 23
2 LID_SW #_L 23 USB_PW R_EN# 39
R664 CLICK 22 USB_PP2 25
1 100K_04 22 21 AUDIO
21 USB_PN2 25
fp225h-008gxxxm_L 20
FP225H-008S11M D33 CLICK 20 19
B TP_ATTN# LID_SW #_L 19 USB3_RXP2 28 B
TP_ATTN# 24 A C 18 USB3_RXN2 28 AUDIO
LID_SW # 22,38,39 18 17
17 R627
1

1
RB751S-40H 16 0_04
D31 16 USB3_TXN2 28
R662 100K_04 3.3VS 15 USB3_TXP2 28
D32 15 14 4 3
14 USB_PN6_L USB_PP6 25
CLICK CLICK *ESDPSA0402V12 13
13 12 USB_PP6_L 1 2
*ESDPSA0402V12 12 USB_PN6 25
CLICK 11 *WCM2012F2S-161T03
2

2
11 10 0_04
10 SLEEVE_CON 33 L21R626
9
9 HP_SENSE 33
8
8 MIC_SENSE 33
7 AUDG
TP_CLK_CON 1 10 TP_CLK 7 6 AUDIO
TP_DATA_CON TP_DATA TP_CLK 39 6 MIC1_L 33
2 9 5
3 8
TP_DATA 39 5 4 AUDG
MIC1_R 33 Layout trace > 40 mil ,
TP_I2C_CLK_CON I2C_SCL_TP 4
TP_I2C_DAT_CON
4
5
7
6 I2C_SDA_TP I2C_SCL_TP 32 3
3
2
HEADPHONE-L 33 suggest to implement shapes.
I2C_SDA_TP 32 2 HEADPHONE-R 33
1 AUDG
D34 1
*ESD73034D J_AUD1
3.3VS TP_VCC
CLICK

R655 R656
R658 R657
10K_04 10K_04
A 1K_04 1K_04 CLICK CLICK A
CLICK CLICK TP_CLK
TP_DATA
I2C_SDA_TP

I2C_SCL_TP C785 C786


47p_25V_NPO_02 47p_25V_NPO_02 ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
21,23,25,33,38,39,40,41,54 5VS Title
CLICK
2,17,21,22,33,34,35,41,42,44,45,48,51,52,53 3.3V
8,9,16,17,18,21,22,23,24,25,26,27,28,29,32,33,34,36,38,39,41,42,44,46 3.3VS [37] HDD,CLICK TP,AUD,HALL CON
22,35,41,42,44,47,52 5V Size Document Number Rev
CLICK
A3 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 37 of 59


5 4 3 2 1

B - 38 HDD, TP, Audio, Hall Conn


Schematic Diagrams

LED, CCD, TPM, Power SW Conn


5 4 3 2 1

VDD_TPM R491 TPM *0_04 3.3VA


R493 0_04 VDD3
R481

TPM 4.7K_04

TPM
TPM_GPIO 6
U25
1
TPM

GPIO0 VDD 8
R480
TPM 4.7K_04 TPM_PP 7 VDD 22 VDD_TPM
PP VDD C692 C696
17 23 C691 DEL R713 C693
25,34,36,39 BUF_PLT_RST# RST# VSS_3 0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02
D TPM 1u_6.3V_X5R_02 D
18 3 0.1u_6.3V_X5R_02
27 TPM_PIRQ# PIRQ# NC_1 4
R506 TPM56_1%_04 19 NC_2 5 TPM TPM TPM TPM
24 SPI_SCLK_R SPI_CLK NC_3 10
R507 TPM0_04 20 NC_4 11
24 SPI0_CS2# SPI_CS# NC_5 12 DEL R740
R508 TPM56_1%_04 21 NC_6 13
24 SPI_SI_R SPI_MOSI NC_7 14 VDD_TPM
R509 TPM56_1%_04 24 NC_8 15
24 SPI_SO_R SPI_MISO NC_9 16 C707
NC_A 25
NC_B 26 0.1u_6.3V_X5R_02
NC_C 27
VDD_TPM R519 20K_04 2 NC_D 28
9 VSS_1 NC_E 29 TPM
32 VSS_2 NC_F 30

B.Schematic Diagrams
TPM Rubband VSS_4 NC_G
R505 10K_04 33 31
2020/01/07 GND NC_H
SLB9670VQ F/W 7.85
TPM TPM_W

TPM

Sheet 38 of 59
C LED C LED, CCD, TPM,
3.3VS

74AHC1G08GW WLAN LED


Power SW Conn

5
1
LED_HDD# SATA_LED# 26
4 WLAN ON Ṗ

Vinafix.com
2 R248 100K_04
NGFF B & M KEY 3.3VS
Windows 7
⤪PCIE SSD LED⭂
佑⎴S
ATA HDD LED WLAN OFF ᶵṖ

3
M2M_SSD1_LED# 34
HDD LED U10
L E D ≽ἄ㗪炻婳䓐 㬌䶂嶗
Airplane ON Ṗ
婳E C P I N 2 4復
↢ ầSSD Windows 8
L E D ≽ἄ䘬㊯䣢 炻德 忶 A P忂䞍 B IOS ⛐ ⏲ 䞍EC ↢≽ ἄ
Airplane OFF ᶵṖ

CCD+DMIC ⤪C C D _ 5 V
M: G5243A ----
2 A⎗䓐ẍᶳ㕁
6-02-05243-9C0
NHx0 LED BOARD
B
3.3VS
1A 4
U23
S: AP2821KTR-G1 6-02-02821-9C0

1
1A
CCD_PW R

48 mil 5VS
POWER SWITCH BOARD B
5 VIN VOUT J_LED1
VIN LED_HDD#
Rubband
C690 C686 1
EMC15 LED_BAT_FULL 2 2019/12/23
3.3VS 39 LED_BAT_FULL LED_BAT_CHG
1u_6.3V_X5R_02 3 2 2.2u_6.3V_X5R_04 3 POW ER SW ITCH
39 LED_BAT_CHG
1000p_50V_X7R_04

CCD EN GND CCD CCD LED_PW R 4 AVL18S02015 3.3VS


39 LED_PW R LED_ACIN 5 FP226H-004S10M
up7553PMA5-25 D7 2 1
0.01u_25V_X7R_04

39 LED_ACIN 6 3.3VS
39 CCD_EN CCD EMC4 22,37,39 LID_SW # 1

㕁嘇䁢 3A, ⤪ 䓐 2 n d source㗪 天 㲐 シ ㅱ䓐 J_CCD1 GND
7
8 2
0616 LED 9 M_BTN# 3
41 M_BTN#

0.1u_10V_X5R_04
1 10 4 EMC1
Angus 2 J_SW 1
PCH DMIC 11
PCH DMIC
2020/04/20 3 12 C112 POW ER SW ITCH
USB_PN8_C 4 VDD3 13
L22 . *FCM1005KF-121T03 GND
27 DMIC_DATA0 USB_PP8_C 5 14
L23 . *FCM1005KF-121T03 *0.01u_50V_X7R_04
27 DMIC_CLK0 6 15
L18 FCM1005KF-121T03 MIC_DATA2_R 7 16 POW ER SW ITCH GND
33 MIC_DATA2
. MIC_CLK2_R 3.3VSMIC_DATA2_L 8 3.3VS
L19 .FCM1005KF-121T03 POW ER SW ITCH
33 MIC_CLK2 MIC_CLK2_L 9
CCD DMIC FP225H-016S10M GND
10
CCD DMIC
11 LED Angus
Rubband C688 C689 10/5/2017
12 SW 1
2020/04/20
2019/12/17 47p_25V_NPO_02 47p_25V_NPO_02 50208-01201-001 *T4BJB10BQR
CCD CCD PCB Footprint = 50208-012xx-xxx_r 1 2
3 4

⤪A U D I O NH50 POW ER BOARD


SOURCE⶙ 㚱㬌 L C ( EMI EMI, Close to connector
GND
Solution)⇯ ⎗ ᶵ≈ LED_HDD# C504 *0.1u_10V_X7R_04
GND
炻ᾉ嘇䚜 ㍍ ⇘ ⇘ CONNECT
A
MP Delete A

LED_BAT_FULL C503 *0.1u_10V_X7R_04


D27 GND
USB_PN8 6 5 USB_PN8_C LED_BAT_CHG C502 *0.1u_10V_X7R_04
25 USB_PN8 USB_PP8 USB_PP8_C GND
7 4
25 USB_PP8 8
MIC_DATA2_R 9
3
2 MIC_DATA2_L
LED_PW R C501 *0.1u_10V_X7R_04
GND ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
MIC_CLK2_R 10 1 MIC_CLK2_L LED_ACIN C500 *0.1u_10V_X7R_04 Title
GND
21,23,25,33,37,39,40,41,54 5VS
[38] LED,CCD,TPM,POWER SW CON.
LED LED
8,9,16,17,18,21,22,23,24,25,26,27,28,29,32,33,34,36,37,39,41,42,44,46 3.3VS Size Document Number R ev
*ESD73034D LED
CCD LED LED
4,24,25,27,30,32,33,34,36,39,40,41,42,43,46,47,49,50,51,52,53,54,55
4,24,25,26,27,30,32,42,47
VDD3
3.3VA Custom N18P 6-71-NP500-D02 D02

Date: Monday, April 20, 2020 Sheet 38 of 59


5 4 3 2 1

LED, CCD, TPM, Power SW Conn B - 39


Schematic Diagrams

KBC-ITE IT5570
5 4 3 2 1

EC ROM
Debug Port ALSPI_* = 1.5"~5.8" C759 VDD3

IT5570 OPTION (⎗
ẍ怠㑯㗗⏎枸䔁)
VDD3
1Mbit
U35
*0.1u_6.3V_X5R_02

TPM
ALSPI_MSI_L R584 TPM 33_04 5 8
KBC_AVDD DEBUG PORT J_80DEBUG1 SI VDD
L20 HCB1005KF-121T20 ALSPI_MSO_L R614 TPM 33_04 2 R597
. 3IN1 1 SO 3.3K_1%_04
VDD3 34,39 3IN1 80CLK 2 ALSPI_CE#_L R620 TPM 0_04 1 3 FDIO2
34,39 80CLK 3 CE# WP#
C721 IT5570 4 ALSPI_SCLK_LR596 TPM 33_04 6 R613 TPM
0.1u_6.3V_X5R_02 SCK 3.3K_1%_04
IT5570 *50273-0040N-001 4 7 FDIO3
VDD3 80DEBUG VSS HOLD#
IT5570 IT5570 TPM
KBC_AGND MX25L1006EMI-10G
VDD3
D USB_PWR_EN# 37 PCB Footprint = M-SO8 D
C719 C747 C771 C744
RGBKB-DET# 40 TPM
AC_PRESENT 27
10u_6.3V_X5R_06 0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02 R652 47_04
SMC_BAT 39,46,49,50
R653 47_04
SMD_BAT 39,46,49,50
IT5570 IT5570 IT5570 IT5570 R665 *0_04
VCCSTG_EN 42,47
GPP_J1 & SUSB#
SUSB#_PCH 27
C782
LED_BAT_CHG 38
0.1u_6.3V_X5R_02 IT5570
VDD3 d_GPIO9_ALERT_FAN 16
R650 0_04
3.3VS 0_04 LIGHT_KB_DET# 28
R526
2018/9/12 PM_CLKRUN# 27
IT5570 IT5570 EMC19
U33 *1000p_50V_X7R_04 Rubband
IT5570 2020/01/07 VGA FAN CONTROL

114
121

106

127
IT5570E-128/CX

11
26
50
92

74

84
83
82

19
20

99
98
97
96
93
3
10 87
IT5570 IT5570 IT5570 6-21-94200-026
IT5570 VGA_FAN

SMCLK4/L80HLAT/BAO/GPE0

CLKRUN#/ID0/GPH0
VSTBY
VSTBY
VSTBY
VSTBY
VSTBY

VSTBY(PLL)

EGCLK/GPE3
EGCS#/GPE2
EGAD/GPE1

SMDAT4/L80LLAT/GPE7

GPH7
ID6/GPH6
ID5/GPH5
ID4/GPH4
ID3/GPH3
VCC

AVCC
VSTBY_FSPI
28 LPC_AD0 9 EIO0/LAD0/GPM0(3) SMCLK0/GPF2 88 3IN1 34,39 5VS
R680 *0_04
28 LPC_AD1 8 EIO1/LAD1/GPM1(3) SMDAT0/GPF3 115 BT_EN 24,34 J_KB2
SM BUS J_FAN2
28 LPC_AD2 7 EIO2/LAD2/GPM2(3) SMCLK1/GPC1 116 SMC_VGA_THERM 16 FP226H-026S10M J_FAN2
28 LPC_AD3 EIO3/LAD3/GPM3(3) SMDAT1/GPC2 EC_PECI SMD_VGA_THERM 16 VGA_FAN 1
B.Schematic Diagrams

22 117 4
R617 43_1%_04
25,34,36,38 BUF_PLT_RST# 13 ERST#/LPCRST#/GPD2 PECI/SMCLK2/GPF6(3) 118 H_PECI 4 KB_SI0 4 2
C349 C350
28 PCLK_KBC 6 ESCK/LPCCLK/GPM4(3) SMDAT2/PECIRQT#/GPF7(3) KB_SI1 5 3 1
C758 *5p_25V_NPO_02
28 LPC_FRAME# ECS#/LFRAME#/GPM5(3) KB_SI2 6 4
EMC22 IT5570 10u_6.3V_X5R_06 10u_6.3V_X5R_06
KB_SI3 8 50271-00401-001
*1000p_50V_X7R_04 KB_SI4 11 VGA FAN VGA FAN PCB Footprint = 85205-0400M
126 CC_EN 35 KB_SI5 12 VGA_FANSEN
26 SWI#
IT5570 5 GA20/GPB5(3) 85 80CLK KB_SI6 14 VGA FAN
A C 28 SERIRQ 15 ALERT#/SERIRQ/GPM6(3) GPIO PS2CLK0/CEC/TMB0/GPF0 86 80CLK 34,39 KB_SI7 15
RB751S-40H D36 LPC R437 4.7K_04
24,28,32 SMI# 23 ECSMI#/GPD4(3) PS2DAT0/TMB1/GPF1 89 USB_CHARGE_EN 43 3.3VS
R651 100K_04 KBC_WRESET#
26 SCI# 14 ECSCI#/GPD3 PS2CLK2/GPF4 90 TP_CLK 37 KB_SO0 1 6-20-41120-104
VDD3
4 WRST# PS/2 PS2DAT2/GPF5 TP_DATA 37 KB_SO1 2 VGA FAN
C784 0.1u_6.3V_X5R_02

Sheet 39 of 59
KBRST#/GPB6(3) KB_SO2 3
Rubband DEBUG PORT KB_SO3 7
2019/12/26 IT5570 IT5570
27 SUSBC_EC#
24 KB_SO4 9

IT5570 PWM0/GPA0
PWM1/GPA1
25
28 CPU_FAN
EC_PWM_PIN_24
KBC_BEEP 33
40 KB_SO5 10
KB_SO6 13
VGA_FAN C666
VGA_FANSENC667
100p_25V_NPO_02
100p_25V_NPO_02

KBC-ITE IT5570
113 PWM2/GPA2 29 KB_SO7 16
4,22,25,46 ALL_SYS_PWRGD 123 CRX0/GPC0 PWM3/GPA3 30 VGA_FAN WLAN_PWR_EN 34 KB_SO8 17 VGA FAN
24,27,34,36 LAN_WAKEUP# CTX0/TMA0/GPB2(3) CIR
LQFP SMCLK5/PWM4/GPA4
SMDAT5/PWM5/GPA5
31
EC_PWM_LEDKB_R 40
KB_SO9 18
KB_SO10 19
KB_SO11 20
VGA FAN
C
80
PWM KB_SO12 21
C
EMC23
34,42,47 SLP_SUS# 119 DAC4/DCD0#/GPJ4(3) 47 CPU_FANSEN KB_SO13 22
*1000p_50V_X7R_04
4 H_PROCHOT_EC 33 DSR0#/GPG6 TACH0A/GPD6(3) 48 VGA_FANSEN KB_SO14 23
27 PWR_BTN# GINT/CTS0#/GPD5 TACH1A/TMA1/GPD7(3) KB_SO15 24
81 120
IT5570 KB_SO16 25
16 VBATT_BOOST# DAC5/RIG0#/GPJ5(3) TMRI0/GPC4(3) 124 CNVI_DET# 32,34 KB_SO17 26
17 TMRI1/GPC6(3) PM_PWROK 25
IT5570 *1000p_50V_X7R_04
28
38
SB_KBCRST#
LED_ACIN
16 TXD/SOUT0/LPCPD#/GPE6
RXD/SIN0/PWUREQ#/BBO/SMCLK2ALT/GPC7(3)
CPU FAN CONTROL

Vinafix.com
EMC21 71 107
35 CC1_DET 72 ADC5/DCD1#/GPI5(3) GPE4/BTN# 18 DD_ON 35,41,43
35 CC2_DET MODEL_ID 73 ADC6/DSR1#/GPI6(3) UART port WAKE UP RI1#/GPD0(3) 21 LED_PWR 38

27 EC_RSMRST#
EMC20 *1000p_50V_X7R_04 35
34
ADC7/CTS1#/GPI7(3)
RTS1#/GPE5
RI2#/GPD1 CCD_EN 38 5VS CPU_FAN CPU FAN
40 EC_PWM_LEDKB_B PWM7/RIG1#/GPA7
R649 10K_04 122 112 J_FAN1
34 WLAN_EN DTR1#/SBUSY/GPG1/ID7 VSTBY0 VREG3 J_FAN1
95 110
22 BKL_EN 94 CTX1/SOUT1/GPH2/SMDAT3/ID2 PWRSW/GPB3 111 PWR_SW# 41 CPU_FAN 1 4
IT5570 IT5570 27 C741
SUSC#_PCH CRX1/SIN1/SMCLK3/GPH1/ID1 XLP_OUT/GPB4 109 XLP_OUT 43 2
C669 C672
ALSPI_SCLK_L 105 LID_SW#/GPB1 108 LID_SW# 22,37,38 3
0_04 R554 0.1u_6.3V_X5R_02 1
24 ALSPI_SCLK ALSPI_CE#_L FSCK/GPG7 AC_IN#/GPB0 AC_IN# 49 4
24 ALSPI_CE#
0_04 R542 101
FSCE#/GPG3
NET ℐ ⼑ 䘥 ⃱ 䃉 䘤 ⃱ 10u_6.3V_X5R_06 10u_6.3V_X5R_06
0_04 R543 ALSPI_MSI_L 102 50271-00401-001
24 ALSPI_MSI ALSPI_MSO_L 103 FMOSI/GPG4 EXTERNAL SERIAL FLASH 66 BAT_DET IT5570
24 ALSPI_MSO
0_04 R550
FMISO/GPG5 ADC0/GPI0(3) BAT_DET 39,49
LIGHT_KB_DET# H L H CPU FAN CPU FANCPU_FANSEN PCB Footprint = 85205-0400M
67 BAT_VOLT
KB_SO16 56 ADC1/GPI1(3) 68 BAT_VOLT 49
W/O TPM W/O TPM W/O TPM W/O TPM KSO16/SMOSI/GPC3(3) ADC2/GPI2(3) ME_WE 27
KB-DET L H H 6-20-43130-104
KB_SO17 57 69 THERM_VOLT R101 4.7K_04
32 KSO17/SMISO/GPC5(3) ADC3/GPI3(3) 70 TOTAL_CUR THERM_VOLT 2 5VS 3.3VS
40 EC_PWM_LEDKB_G PWM6/SSCK/GPA6 ADC4/GPI4(3) TOTAL_CUR 49
R539 100K_04 AUTO_LOAD_PWR 100 3.3VS CPU FAN
VDD3 SSCE0#/GPG2 SPI ENABLE A/D D/A Rubband

1000p_50V_X7R_04
125
16 dGPU_GPIO8_OVERT SSCE1#/GPG0 76 2019/12/26 EMC3
IT5570 KB_SO0 36 TACH2A/GPJ0(3) 77 KBC_MUTE# LED_BAT_FULL 38 LIGHT_KB_DET# R525 *10K_04
KB_SO1 37 KSO0/PD0 TACH2B/GPJ1(3) 78 KBC_MUTE# 33
0_04 R529 DGPU_PWR_EN 17,28
KB_SO2 38 KSO1/PD1 DAC2/TACH0B/GPJ2(3) 79 R528 0_04
KB_SO3 39 KSO2/PD2 DAC3/TACH1B/GPJ3(3) GC6_FB_EN_PCH 17,28 WHITE_KB
KB_SO4 40 KSO3/PD3 IT5570
KB_SO5 41 KSO4/PD4 IT5570
KB_SO6 42 KSO5/PD5 Qjo! 7784྽ ‫ׯ‬hqj p ! ѝૈjo q
v u
KB_SO7 43 KSO6/PD6 KBMX ค ‫ݤ‬pvqv u ! Ъ ! Ѧ೽ा qvmm! i
j hi/ CPU FAN
VDD3
KB_SO8 44 KSO7/PD7
KB_SO9 45 KSO8/ACK# THERM_VOLT R513 *10K_04
B KB_SO10 46 KSO9/BUSY TOTAL_CUR R531 *10K_04 B
KB_SO11 51 KSO10/PE 2 *0_04
IT5570
R666
KSI3/SLIN#

KB_SO12 KSO11/ERR# GPJ7 SLP_S0# 27,42,46 BAT_VOLT


KSI1/AFD#
KSI0/STB#

KSI2/INIT#

52 CLOCK 128 R514 *10K_04


KB_SO13 53 KSO12/SLCT GPJ6 EC_GPIO 46,50,53

VCORE
KB_SO14 KSO13 SMC_VGA_THERM R594 4.7K_04

AVSS
54
KSI4
KSI5
KSI6
KSI7

VSS

VSS
VSS
VSS
VSS
KB_SO15 55 KSO14
KSO15 SMD_VGA_THERM R608 4.7K_04 IT5570
IT5570
QFPS128-04M-60 VDD3IT5570
58
59
60
61
62
63
64
65

27
49
91
104

75

12
IT5570
IT5570 IT5570
KB_SI0 SMC_BAT IT5570
R251 1.5K_04 IT5570
KB_SI1 C783 SMD_BAT R237 1.5K_04
KB_SI2 BAT_DET R535 10K_1%_04
KB_SI3 0.1u_6.3V_X5R_02 VBATT_BOOST# IT5570
R527 10K_04 IT5570
KB_SI4 C
KB_SI5 IT5570 AC
KB_SI6 39,46,49,50 SMD_BAT A
D13
KB_SI7 BAV99 RECTIFIER
C VDD3
KBC_AGND AC
39,49 BAT_DET A
D29
R517 *10mil_short KBC_AGND BAV99 RECTIFIER
C
IT5570 AC ⇌㕟 u s b c ha r ge r≇傥
, R515
39,46,49,50 SMC_BAT
D14
BAV99 RECTIFIER
A IT5570 Pull low 㗪, 㚱, pul l hi g 㗪
h㰺 㚱 100K_04
CPU_FANSEN C749 100p_25V_NPO_02
AC_IN# IT5570 KBC_MUTE#
W/O CHG TYPE-A1
C740 *0.1u_10V_X7R_04 IT5570
BAT_VOLT C722 1u_6.3V_X5R_02
CPU_FAN C781 100p_25V_NPO_02
IT5570
IT5570 Rubband R516
IT5570 2019/12/27
IT5570 100K_04
W/ CHG TYPE-A1
MODEL_ID RA RB Voltage
NP50DB G61 R306 NC 3.3V
A A
NP50DE G62 NC R307 0V

EC MODEL ID_G61 VDD3


RA
MODEL_ID
R530

R518
100K_04

100K_04
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
4,24,25,27,30,32,33,34,36,38,40,41,42,43,46,47,49,50,51,52,53,54,55 VDD3 Title
EC MODEL ID_G62 33,41,43,49 VREG3 [39] KBC-ITE IT5570
RB 8,9,16,17,18,21,22,23,24,25,26,27,28,29,32,33,34,36,37,38,41,42,44,46 3.3VS
Size
21,23,25,33,37,38,40,41,54 5VS Document Number Rev

A2 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 39 of 59


5 4 3 2 1

B - 40 KBC-ITE IT5570
Schematic Diagrams

RGB KB
5 4 3 2 1

RGB KB Only VDD3


RGBKB_PWR

D
J_KBLED1 D
R216
1
2 *100K_04
3 KB-LED-RGB
R245 0_06 R214 1K_04
RGBKBSW_R KBZONE_R 4 KB-LED-RGB 100_04
5 KBZONE_B RGBKB-DET# 39
R215

D
KB-LED-RGB 6 KBZONE_R KB-LED-RGB
Q18 7 KBZONE_G
G MTA90N03ZN3 8
39 EC_PWM_LEDKB_R FP225H-008S11M
S KB-LED-RGB fp225h-008gxxxm_r

B.Schematic Diagrams
R246 0_06 P/N = 6-20-94K30-108
RGBKBSW_G KBZONE_G KB-LED-RGB
D

KB-LED-RGB
Q14

Sheet 40 of 59
G MTA90N03ZN3
39 EC_PWM_LEDKB_G
KB-LED-RGB
S

RGBKBSW_B
R244 0_06
KBZONE_B
C
RGB KB
D

KB-LED-RGB
Q17
G MTA90N03ZN3
39 EC_PWM_LEDKB_B

Vinafix.com
KB-LED-RGB
S

B B

5VS RGBKB_PWR

2A S D 2A
C511 R253 Q16 R249
G

1K_04 AO3415 4.7K_04


4.7u_6.3V_X5R_04 KB-LED-RGB KB-LED-RGB KB-LED-RGB
Raven change conn 0709
KB-LED-RGB

R252
2.7K_04
KB-LED-RGB
D02_102618_Alex_Common design
A A
D

G
Q13
2SK3018S3
4,24,25,27,30,32,33,34,36,38,39,41,42,43,46,47,49,50,51,52,53,54,55
21,23,25,33,37,38,39,41,54
VDD3
5VS
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
39 EC_PWM_PIN_24 8,9,16,17,18,21,22,23,24,25,26,27,28,29,32,33,34,36,37,38,39,41,42,44,46 3.3VS Title
KB-LED-RGB
[40] RGB KB
S

Size Document Number Rev


A4 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 40 of 59


5 4 3 2 1

RGB KB B - 41
Schematic Diagrams

5V, 5VS, 3.3V, 3.3VS


1 2 3 4 5

VDD3
DD_ON# SUSB
VDD3

EMI EMI
PR262 PR264
VIN VIN VIN
10K_04 100K_04
HW POW ER W ITCH HW POW ER W ITCH
DD_ON# SUSB C577 C578
DD_ON# 35 SUSB 21,37
C580

D
PQ18 PQ19
PC254

0.01u_25V_X7R_04

0.01u_25V_X7R_04

0.01u_25V_X7R_04
A G 2SK3018S3 PC255 G 2SK3018S3 A
35,39,43 DD_ON 22,25,27,33,35,42,44,47 SUSB#
*30p_50V_NPO_04

S
*0.1u_6.3V_X5R_02
PR261 HW POW ER W ITCH PR265

100K_04 100K_04
HW POW ER W ITCH

HW POW ER W ITCH HW POW ER W ITCH


HW POW ER W ITCH
HW POW ER W ITCH HW POW ER W ITCH HW POW ER W ITCH

HW POW ER W ITCH
VDD5 VDD5
C466 U8 FA7601 C476
B.Schematic Diagrams

0.1u_6.3V_X5R_02 1 6 0.1u_6.3V_X5R_02

5V HW POW ER W ITCH

6A 13
2 IN1
IN1
IN2
IN2
7

8 6A HW POW ER W ITCH 5VS


5V OUT1 OUT2 5VS
14 9
C468 OUT1 OUT2 C477
12 10
0.1u_6.3V_X5R_02 CT1 CT2 0.1u_6.3V_X5R_02

Sheet 41 of 59

VBIAS
PR106 HW POW ER W ITCH HW POW ER W ITCH

GND

GND
EN1

EN2
C470 C473 PR109
*100_04 HW POW ER W ITCH 220p_50V_NPO_04 470p_50V_X7R_04
PR110 10K_04 VDD3_R 1 2 2 1 VDD3_R *100_04

5V, 5VS, 3.3V,


VDD3

5
15

11
B HW POW ER W ITCH HW POW ER W ITCH B
HW POW ER W ITCH HW POW ER W ITCH PJ14 *CV-40mil PJ16 *CV-40mil HW POW ER W ITCH HW POW ER W ITCH
R223 R232
10K_04 10K_04

3.3VS
VDD5
D

D
PQ5 DD_ON 1 2 DD_ON_EN HW POW ER W ITCH SUSB#_EN 2 1 SUSB# PQ6

DD_ON# G PJ13 *OPEN_1mm C469 C472 C474HW POW ER W ITCH PJ18 *OPEN_1mm SUSB G
*UK3018 HW POW ER W ITCH 1u_6.3V_X5R_02 HW POW ER W ITCH *UK3018
S

S
DD_ON_EN *0.1u_6.3V_X5R_02 0.1u_6.3V_X5R_02
HW POW ER W ITCH ON HW POW ER W ITCH
HW POW ER W ITCH
DEFAULT SUSB#_EN 42

Vinafix.com
HW POW ER W ITCH HW POW ER W ITCH
SHORT HW POW ER W ITCH
DEFAULT ON
SHORT
VDD3 VDD3
HW POW ER W ITCH
C776 U39 FA7601 C765

0.1u_6.3V_X5R_02 1 6 0.1u_6.3V_X5R_02
IN1 IN2

3.3V 3.3V
HW POW ER W ITCH

6A 13
2
IN1

OUT1
IN2

OUT2
7

8 6A
HW POW ER W ITCH
3.3VS 3.3VS
14 9
C777 OUT1 OUT2 C763
12 10
0.1u_6.3V_X5R_02 CT1 CT2 0.1u_6.3V_X5R_02 R629

VBIAS
R646 HW POW ER W ITCH *100_04

GND

GND
EN1

EN2
*100_04 C775 C769 HW POW ER W ITCH
C 220p_50V_NPO_04 HW POW ER W ITCH C
220p_50V_NPO_04
HW POW ER W ITCH
HW POW ER W ITCH

15

11
3

5
HW POW ER W ITCH Q57
D

D
Q59 *2SK3018S3
R640
DD_ON# G *2SK3018S3 10K_04 G SUSB
HW POW ER W ITCH DD_ON_EN R633 10K_04 SUSB#_EN
VDD3
S

S
HW POW ER W ITCH
HW POW ER W ITCH C774 C772 C768 HW POW ER W ITCH
1u_6.3V_X5R_02
*0.1u_6.3V_X5R_02 HW POW ER W ITCH *0.1u_6.3V_X5R_02
HW POW ER W ITCH
HW POW ER W ITCH

VREG3

VREG3 R638
47K_04
VREG3 HW POW ER W ITCH

R654 PW R_SW #
PW R_SW # 39
6
200K_04 D
2018/9/12 Q60A
R641 2 G
S MTDK3S6R
D D
47K_04 Q60B 3 HW POW ER W ITCH 1 HW POW ER W ITCH
MTDK3S6R D R644
HW POW ER W ITCH
R643 1K_04 5 G 1M_04
38 M_BTN#
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
S
2,17,21,22,33,34,35,37,42,44,45,48,51,52,53 3.3V
HW POW ER W ITCH 4
4,24,25,27,30,32,33,34,36,38,39,40,42,43,46,47,49,50,51,52,53,54,55 VDD3
22,27,42,43,44,45,46,47,48,49,54 VIN Title
HW POW ER W ITCH HW POW ER W ITCH
35,43
22,35,37,42,44,47,52
VDD5
5V
[41] 5V,5VS,3.3V,3.3VS
21,23,25,33,37,38,39,40,54 5VS Size Document Number Rev
8,9,16,17,18,21,22,23,24,25,26,27,28,29,32,33,34,36,37,38,39,42,44,46
33,39,43,49
3.3VS
VREG3
A3 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 41 of 59


1 2 3 4 5

B - 42 5V, 5VS, 3.3V, 3.3VS


Schematic Diagrams

VDD 1.05V, VCCIO, 3.3VA, VCCST

1 2 3 4 5

VDD3

PR256
VDD1.05
VIN
47K_1%_04
DEFAULT

10u_25V_X5R_08

10u_25V_X5R_08
2 9
IN PG POWER 1.05

0.1u_25V_X5R_04
3
IN
POWER 1.05 SHORT
9A

PC245

PC246

PC248
4 1 PR258 0_06
5 IN BS V1.0A
PC244 0.1u_16V_X7R_04 PL18 VDD1.05
IN BCIHP-0735-0R68M-NL PJ43
POWER 1.05
10 6 1 2
12 NC LX 19 PCB Footprint = BCIHP0735A
VTT_SELECT VTT VR Output Voltages NC PU24 LX 20 *OPEN_8mm
LX POWER 1.05
low 1.1 V

22u_6.3V_X5R_06

22u_6.3V_X5R_06

22u_6.3V_X5R_06

22u_6.3V_X5R_06
PC250

PC251

PC241

PC240
POWER 1.05 SY8288RAC PR250 POWER 1.05
1 2 POWER 1.05 11
A high (V1.1S_VTT) 1.05 V VDD3
PR92 100K_04 POWER 1.05 qfn20-3x3mmc 100_04 PC242 A
PJ9 *CV-40mil EN 6-02-05068-4Q0 14
FB 0.1u_16V_X7R_04
POWER 1.05 VDD3 POWER 1.05
POWER 1.05
13 Angus POWER 1.05
1 2 ILMT 17
34,39,42,47 SLP_SUS#
PJ42 *1mm 15 VCC 2020/04/20
20180502 Follow common design BYP 16 PR252 23.2K_1%_04
POWER 1.05 NC POWER 1.05 POWER 1.05
'()$8/76+257 PR255

GND

GND

GND

PAD
*100K_04 POWER 1.05 POWER 1.05 POWER 1.05
1 2 POWER 1.05 PR253
47 1.8VA_PGD
PJ41 *OPEN_40mil PR251 1K_1%_04 PC237 PJ37 *1mm

18

21
POWERPC238
1.05 30K_1%_04 330p_50V_NPO_04 1 2
VCCMPHY_SENSE 30
PC239 PC243 POWER 1.05 POWER 1.05 POWER 1.05
*0.01u_25V_X7R_04 4.7u_6.3V_X6S_06 4.7u_6.3V_X5R_04 POWER 1.05
PR254
DEFAULT POWER 1.05
*100K_04
POWER 1.05 POWER 1.05 DEFAULT
SHORT Floating O.C.P 12A POWER 1.05 PJ39 *1mm SHORT

B.Schematic Diagrams
POWER 1.05 Rubband 1 2
VSSMPHY_SENSE 30
2019/12/28 POWER 1.05

PR249 DEFAULT
100_04
POWER 1.05
SHORT

PR70
3.3_06
Sheet 42 of 59
32,47 GPP_J1
POWER VCCIO PR198
0_04
POWER VCCIO

PC31 VCCIO VDD 1.05V, VCCIO,


3.3VA, VCCST
PU16 0.22u_16V_X7R_06

9
㯪10u-->4.7 u 1/2 8 jacky POWER VCCIO
power天
PL16 7A VCCIO

LP#

MODE

BST
B BCIHP-0735-0R68M-NL PC167 PC165 PC164 PC153 PC163 PJ28 *6mm B
PC203 PC200 PC209 1 8 VCCIO_R 1 2
VIN VIN SW

*330U_2V_D2_D

22u_6.3V_X5R_06

22u_6.3V_X5R_06

22u_6.3V_X5R_06
PCB Footprint = BCIHP0735A

0.1u_25V_X5R_04
4.7u_25V_X7R_08

4.7u_25V_X7R_08
PC162 POWER VCCIO
POWER VCCIO +
DEFAULT PART NUMBER !LPM C1 C0 VOUT (V)

0.1u_10V_X7R_04

0.1u_10V_X7R_04
SHORT

Vinafix.com
Rubband 0 X X 0(LPM)
2019/12/28 12 PR210 0 0
NB681GD-Z VOUT 100_04
1 0.85V
POWER VCCIO 1 0 1 0.875V
GND PR202 0_04 5 POWER VCCIO POWER VCCIO VCCIO
POWER VCCIO POWER VCCIO EN POWER VCCIO POWER VCCIO PJ34 *1mm
VDD3 POWER VCCIO POWER VCCIO POWER VCCIO 1 2 1 1 0 0.95V
POWER VCCIO
DEFAULT PC193
VCCIO_SENSE 6
*0.1u_10V_X7R_04 PC214
SHORT *0.01u_50V_X7R_04
POWER VCCIO
PJ31 *1mm 1 1 1 0.975V
POWER VCCIO PU21 POWER VCCIO 3.3VS 1 2
VSSIO_SENSE 6
5

74AHC1G08GW PJ33 PR211 2


1 PJ32 PGND POWER VCCIO
42,44,47 DDR 1.35V_PWRGD 100K_04
4 2 1 2 1 VCCIOGND
2 OPEN
VDD3 PR203 DEFAULT
22,25,27,33,35,41,44,47 SUSB# C1_VCCIO_VR PR201
*0_04 PR220
*1mm *CV-40mil 3
C1 11 0_04
100_1%_04
POWER VCCIO
SHORT
POWER VCCIO POWER VCCIO
3

27,39,46 SLP_S0# AGND


POWER VCCIO
POWER VCCIO POWER VCCIO
POWER VCCIO C0_VCCIO_VR 4
C0 PR79 PR78
3V3
PG

10K_04 10K_04
VCCIOGND POWER VCCIO POWER VCCIO
POWER VCCIO
13

10

3.3V 3.3V 0_04 PR77 C1_VCCIO_VR

PR199 C0_VCCIO_VR
POWER VCCIO 0_04 PR76
5.1_06
POWER VCCIO
PR212 POWER VCCIO
10K_04
PC189 PR81 PR80
POWER VCCIO *20K_04 *20K_04
1u_6.3V_X5R_04 POWER VCCIO
25 VCCIO_PWRGD
POWER VCCIO
C POWER VCCIO C

VCCIOGND VCCIOGND

DEFAULT VCCSFR_OC 3.3VA


SHORT VDDQ VDD3

2 1
DEFAULT

10u_6.3V_X5R_06

10u_6.3V_X5R_06
*1u_6.3V_X5R_02
C438

C435

C436
POWER 3.3VA
SHORT *OPEN_1mm PJ11 C462 C465 C461 POWER 3.3VA
1.05V *10u_6.3V_X5R_06

*10u_6.3V_X5R_06
*1u_6.3V_X5R_02

POWER 3.3VA POWER 3.3VA

VDD1.05
VCCST 1 2

PJ38 *OPEN_1mm
1.05V_VCCST 㺷
妋暣b ug 1/ 22 jac
k
y
6
FA7601 U7

1 DEFAULT

2
U30

4 2A
POWER VCCST
1.05V_VCCST 2 1 1A
7

8
IN2
IN2
IN1
IN1
2

13 3A 1
SHORT
2
VIN VOUT VCCSFR_OC OUT2 OUT1 3.3VA
C705 C714 9 14
OUT2 OUT1
1u_6.3V_X5R_02

*10u_6.3V_X5R_06

C711 *OPEN_1mm PJ12 C460 C440 PJ10 *OPEN_3mm


*0.1u_10V_X7R_04

Rubband POWER 3.3VA 10 12 POWER 3.3VA


CT2 CT1
*10u_6.3V_X5R_06

*220p_50V_NPO_04
VDD3 R523 POWER 3.3VA
2020/01/07

VBIAS

10u_6.3V_X5R_06
POWER 3.3VAC453 C451 NOTE:

GND

GND
EN2

EN1
*100_04 POWER 3.3VA
3.3VA Ton need <65us

220p_50V_NPO_04
POWER VCCST R213 POWER 3.3VA
R524 POWER 3.3VA M5938 TURON-ON TIME=60us
5

11

15

3
POWER VCCST *100_04 POWER 3.3VA POWER 3.3VA R189
POWER 3.3VA
6

*100K_04 D
Q50A POWER 3.3VA
POWER VCCST POWER VCCST POWER VCCST POWER 3.3VA 100_04 VDD3
R502 POWER VCCST 2G *MTDK3S6R VDD3 R207 *0_04 POWER 3.3VA
41 SUSB#_EN
0_04 S
1

VCCST_EN 6 5 POWER VCCST R199 *0_04


42,44,47 DDR 1.35V_PWRGD ON VBIAS 5V 39,47 VCCSTG_EN
3

*0.1u_10V_X7R_04 C454

D POWER 3.3VA R540


Q50B
R510 R553 VDD3
*0_04 VCCST_EN 5G *MTDK3S6R 3.3VA_ON 100K_04
SLP_SUS# 34,39,42,47
*0.1u_10V_X7R_04C703

S *100K_04 C452 10K_04 R194


4

27,44 SUSC# Q52A


6

6
POWER VCCST POWER VCCST POWER 3.3VA D
Q54A 1u_6.3V_X5R_02 POWER 3.3VA D
MTDK3S6R POWER 3.3VA
C708 POWER 3.3VA
2G *MTDK3S6R C448 G2
D D
0.1u_6.3V_X5R_02

S S
1

1
Q52B
3

3
D POWER 3.3VA *0.1u_10V_X7R_04 POWER 3.3VA D
Q54B MTDK3S6R
SUSB#_EN 5G *MTDK3S6R POWER 3.3VA G5 3.3VA_ON
S POWER 3.3VA S
4

4
POWER 3.3VA
POWER VCCST 1 3 POWER 3.3VA
GND NC
22,35,37,41,44,47,52 5V
POWER VCCST
21,23,25,33,37,38,39,40,41,54 5VS
FA7609A6
2,17,21,22,33,34,35,37,41,44,45,48,51,52,53 3.3V
POWER VCCST 4,24,25,27,30,32,33,34,36,38,39,40,41,43,46,47,49,50,51,52,53,54,55
22,27,41,43,44,45,46,47,48,49,54
29,30,47
VDD3
VIN
VDD1.05
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
2,6 VCCIO Title
8,9,16,17,18,21,22,23,24,25,26,27,28,29,32,33,34,36,37,38,39,41,44,46
4,6,26,46
3.3VS
1.05V_VCCST
[42] VDD1.05V,VCCIO,3.3VA,VCCST
6,8,9,27,44 VDDQ Size Document Number Rev
4,24,25,26,27,30,32,38,47 3.3VA A2 N18P 6-71-NP500-D02 D02
6 VCCSFR_OC
Date: Monday, April 20, 2020 Sheet 42 of 59
1 2 3 4 5

VDD 1.05V, VCCIO, 3.3VA, VCCST B - 43


Schematic Diagrams

VDD3, VDD5
5 4 3 2 1

PR107 PR108

24.9K_1%_04 49.9K_1%_04
POW ER VDD3/5 POW ER VDD3/5

PJ15
D D
1 2 EN_3V EN_5V

PC61 VIN
*CV-40mil VIN

20
2.5A

2
POW ER VDD3/5 PU5 1000p_50V_X7R_04

2.5A VREG3 POW ER VDD3/5

EN2

VFB2

CS2

CS1

VFB1

EN1
VIN PC271 PC269 PC270

1
0.1u_25V_X5R_04

4.7u_25V_X5R_08

4.7u_25V_X5R_08
PC277 PC276 PC279 14 PC59 PC58

VDD3 VO1 + +

4.7u_25V_X5R_08

4.7u_25V_X5R_08

0.1u_25V_X5R_04

*T55D107M025C0060

*T55D107M025C0060
PC53
1u_6.3V_X5R_04 3 7 POW ER VDD3/5

2
POW ER VDD3/5 VREG3 PGOOD POW ER VDD3/5
B.Schematic Diagrams

PC56 PC57 PQ21


DEFAULT PR114 0_06 9
VBST2 VBST1
17 PR115 0_06 PDC3908Z
VDD5

5
5
5
5
0.1u_10V_X7R_04

4
3
2
SHORT POW ER VDD3/5
POW ER VDD3/5 1
POW ER VDD3/5 POW ER VDD3/5
PR116 0_06 10 16 PR117
0.1u_10V_X7R_04
0_06 4 POW ER VDD3/5
POW ER VDD3/5
POW ER VDD3/5
POW ER VDD3/5
POW ER VDD3/5
VDD3 SYS3V POW ER VDD3/5 PL21 DRVH2 DRVH1 POW ER VDD3/5 PL20 SYS5V VDD5

1
2
3
PJ45
2
PJ46
1
14A BCIHP0730-2R2M
2 1
9 POW ER VDD3/5
8 18
POW ER VDD3/5 POW ER VDD3/5
POW ER VDD3/5
BCIHP0730-2R2M
2 1
8A 1 2
8 SW2 SW1

Sheet 43 of 59
POW ER VDD3/5 PQ22

5
5
5
5
*8mm PC262 PC278 PDC3906Z *5mm
R1

C
+

PC52
11 15 EMC24 PC256

GND PAD
POW ER VDD3/5 DRVL2 DRVL1 POW ER VDD3/5

0.1u_10V_X7R_04

220u_6.3V_6.3*4.4

APXF6R3ARA151ME40G
4 PD12 1000p_50V_X7R_04 PR271

7
6
5
R1 DEFAULT

VREG5
C
+

VDD3, VDD5

VCLK
PD13 PC54 30K_1%_06 PC261

1
2
3
VIN
PR272 PQ23 *1000p_50V_X7R_04 0.1u_10V_X7R_04 SHORT

CSOD140BSH
*100p_50V_NPO_04
14K_1%_06 AON6992 POW ER VDD3/5 for EMI

A
C POW ER VDD3/5 C

CSOD140BSH

21

12

13

19
POW ER VDD3/5 EMR9
POW ER VDD3/5

A
TPS51275B-1RUKR 5.1_06
POW ER VDD3/5 R2
POW ER VDD3/5 R2 POW ER VDD3/5 PR275
POW ER VDD3/5 PR276 PR111 POW ER VDD3/5 19.1K_1%_06
200K_04 POW ER VDD3/5
20K_1%_06 POW ER VDD3/5 POW ER VDD3/5 POW ER VDD3/5 POW ER VDD3/5 POW ER VDD3/5

Vinafix.com
POW ER VDD3/5 POW ER VDD3/5 PR118
Vout=2*(1+R1/R2)
Vout=2*(1+R1/R2)
=2*(1+14K/20K) VIN VREG5

=3.4V =2*(1+30K/19.1K)
2.2_06
POW ER VDD3/5 PC62
PC60
1u_6.3V_X5R_04
=5.1927
4.7u_25V_X5R_08 POW ER VDD3/5
POW ER VDD3/5

S478-S744! Opu! Tuvgg...Wqsp-! BD! JO! WEE4-WEE6! Bmxbzt! PO/


S478! Opu! Tuvgg! -! S744! Tuvgg....Opo.Wqsp-! BD! JO! WEE4! Bmxbzt! PO/
B B

VREG5
Qpxfs! po! WEE40WEE6! QXN

R648 PJ17 1mm


VREG5 POW ER VDD3/5 1 2 EN_3V
39 XLP_OUT
200K_04
*POWER VDD3/5
EN_3V5V EN_5V
R659 DEFAULT
POW ER VDD3/5
200K_04
6
D
R642
*10mil_short
SHORT
Q61A POW ER VDD3/5
DD_ON_EN_VDD 2 G
Q61B 3 S MTDK3S6R
MTDK3S6R D 1
1

POW ER VDD3/5
5 G PJ47 R663
35,39,41 DD_ON
A
S *CV-40mil A
4 1M_04
2

POW ER VDD3/5 POW ER VDD3/5


D

POW ER VDD3/5
39 USB_CHARGE_EN
Q58
G CV Test
4,24,25,27,30,32,33,34,36,38,39,40,41,42,46,47,49,50,51,52,53,54,55
22,27,41,42,44,45,46,47,48,49,54
VDD3
VIN ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
33,39,41,49 VREG3
S

2SK3018S3 Title
POW ER VDD3/5
35,41
47
VDD5
VREG5 [43] VDD3,VDD5
Size Document Number Rev
A3 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 43 of 59


5 4 3 2 1

B - 44 VDD3, VDD5
Schematic Diagrams

DDR 1.2V, 0.6VS, 2.5V


5 4 3 2 1

DDR4 5V A
PD5
C 2A Rubband
2020/01/07

1.2V/0.6VS PU2
G5616BRZ1U
POW ER VDDQ
RB0540S2
PC178 PC173
POW ER VDDQ
VIN
1.2V
VDDQ_R

4.7u_25V_X5R_08

4.7u_25V_X5R_08
PC168 POW ER VDDQ

VTT_MEM(0.6V) POW ER VDDQ 13A

0.1u_25V_X5R_04
PC20
PC21
19 18
VLDOIN VBST
EMR1
10u_6.3V_X5R_06 0.1u_25V_X7R_06

2
3
4
D
VTT_MEM
2 1 2A POW ER VDDQ
20
VTT DRVH
17 POW ER VDDQ
1 PL10
VDDQ_R
D
0_06
PJ6 *OPEN_2mm TMPC0603H-1R0M-Z01 PJ29
POW ER VDDQ 1 16 POW ER VDDQ 9 1 2 1 2
PC26 VTTGND LL VDDQ
PR61 PCB Footprint = BCIHP0735A
8 *6mm
DEFAULT 22u_6.3V_X5R_06
*15mil_short
2 15 EMC12
POW ER VDDQ
PC152
POW ER VDDQ
VTTSNS DRVL +
SHORT ERM1 0_06

C
POW ER VDDQ POW ER VDDQ
PC24

5
6
7
3 14
POW ER VDDQ
PD4 *220p_50V_NPO_04 2R5AVEA331M0645 0.1u_10V_X7R_04 DEFAULT
GND PGND PQ11
AON6992
POW ER VDDQ
EMR8
POW ER VDDQ POW ER VDDQ SHORT

CSOD140BSH
PR69 560K_1%_04 9 13 PR62 3.48K_1%_04 5V
VIN POW ER VDDQ

A
TON CS
PR66
POW ER VDDQ 12 POW ER VDDQ
PC29 0.1u_10V_X7R_04 4 PVCC5 11 *5.1_06
VTTREF VCC5

B.Schematic Diagrams
2.2_1%_06
POW ER VDDQ POW ER VDDQ POW ER VDDQ
10 PC28 PC30POW ER VDDQ
PGOOD 3.3VS 3.3V

1u_6.3V_X5R_04

1u_6.3V_X5R_04
5 8
VDDQSNS S5 PR67
R93 R100 *15mil_short
6
VDDQSET S3
7
*47K_04
47K_04
POW ER VDDQ Sheet 44 of 59

GND
VDDQSET
R102 *10mil_short

DDR 1.2V, 0.6VS,


DDR 1.35V_PW RGD 42,47
POW ER VDDQ POW ER VDDQ
POW ER VDDQ POW ER VDDQ POW ER VDDQ

21
C C

PR71 8.06K_1%_06
POW ER VDDQ
PR73 4.75K_1%_04
2.5V
POW ER VDDQ
POW ER VDDQ PC32 *100p_50V_NPO_04
R452 68K_1%_04

Vinafix.com
5V POW ER VDDQ
⮔⹎≈ ⣏ 䁢 8 mil POW ER VDDQ

D
R424 10K_04 Q43 POW ER VDDQ
5V
R106 100K_04 G 2SK3018S3
POW ER VDDQ
D

S
POW ER VDDQ

1
Q37 C362

D
R413 10K_04 G PJ8
5V
2SK3018S3 *0.1u_6.3V_X5R_02 Q44 *CV-40mil C363
S
1

POW ER VDDQ POW ER VDDQ POW ER VDDQ G CV Test

2
PJ27 2SK3018S3 POW ER VDDQ
C

S
*CV-40mil *0.22u_10V_X5R_02
R358 *10K_04 B Q35 CV Test POW ER VDDQ Rubband POW ER VDDQ
22,25,27,33,35,41,42,47 SUSB#
2

R375 1K_04 MMBT3904H POW ER VDDQ


2019/12/28
4 DDR_VTT_PG_CTRL
E

POW ER VDDQ R687 *0_04


27,42,44 SUSC#
C649
POW ER VDDQ 5V
0.01u_16V_X7R_04 Rubband
ON 2019/12/23
2.5V_PG R688 0_04
POW ER VDDQ
B POW ER VDDQ B
POW ER VDDQ PR72
POW ER VDDQ
*10_04 PU20
暣⡻ 堐 POW ER VDDQ OC 1
VCC OUT
8 PR200 *0402_short PR204 *0402_short VDDQSET
DDR GPIO OUTPUT VOLTAGE SELECT 2 7 POW ER VDDQ OC POW ER VDDQ OC
PC33 PR74 3 BUS_SEL NC 6 PC186
R1 4 GND NC 5 PR209 *0402_short
GPIO DDR Vout SDA SCL SMB_CLK 25,27
*1u_6.3V_X5R_04 *10K_04 POW ER VDDQ OC *1u_6.3V_X5R_04
Lo 1.2V POW ER VDDQ OC *UP1804AMA8 POW ER VDDQ OC
POW ER VDDQ OC POW ER VDDQ OC PR208 *0402_short SMB_DATA 25,27
Hi 1.35V PR75 POW ER VDDQ OC
R2
Layout trace 2A after jumper *0_04
POW ER VDDQ OC
5V

3.3V
3A PU23
PC236

1u_6.3V_X5R_04
2.5V
3 4 POW ER 2.5V 2.5V

PC231 PC230 PR230 47K_04 2.5V_PG 1


VIN VCNTL
6
天月 P I N4儛 3A
POK VOUT
10u_6.3V_X5R_06 0.1u_10V_X7R_04 POW ER 2.5V 5 PC232
2 NC PR243 PC229 PC233
DEFAULT EN 0.1u_16V_X7R_04
POW ER 2.5V POW ER 2.5V SHORT 8
9 GND VFB
7 Ra 21.5K_1%_04
POW ER 2.5V
82p_25V_NPO_02
POW ER 2.5V
22u_6.3V_X5R_06
POW ER 2.5V

1 2 GND POW ER 2.5V


27,42,44 SUSC#
A G9661-25ADJF11U A
PJ35 *OPEN_1mm POW ER 2.5V
POW ER 2.5V
PR242
R489 10K_04 1 2 Rb Vout = 0.8V ( 1 + Ra / Rb )
3.3V
10K_1%_04
POW ER 2.5V PJ36 *CV-40mil C697 POW ER 2.5V
8,9 VTT_MEM ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
POW ER 2.5V
0.1u_6.3V_X5R_02
2.52V = 0.8V ( 1 + 21.5/ 10 ) 22,27,41,42,43,45,46,47,48,49,54 VIN Title
For CV test POW ER 2.5V
22,35,37,41,42,47,52 5V
[44] DDR 1.2V/0.6VS,2.5V
2,17,21,22,33,34,35,37,41,42,45,48,51,52,53 3.3V
8,9,16,17,18,21,22,23,24,25,26,27,28,29,32,33,34,36,37,38,39,41,42,46 3.3VS Size Document Number Rev
8,9
6,8,9,27,42
2.5V
VDDQ A3 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 44 of 59


5 4 3 2 1

DDR 1.2V, 0.6VS, 2.5V B - 45


Schematic Diagrams

VCore Output Stage


5 4 3 2 1

VCORE OUTPUT STAGE VIN VCORE 4Phase


5.5A Co-lay
3.3V
EMC10 PC123 PC93 PC85
PU11 MP86941GQVT-Z

0.01u_25V_X7R_04

1u_25V_X7R_06

10u_25V_X6S_08

10u_25V_X6S_08
20 1
PC107 VCC VIN1 14
D D
1u_6.3V_X6S_04 VIN2
POWER VCORE 19 21 BST_PWM1
POWER VCORE AGND BST

46 VRACPU_PWM1 PR164 0_04 15 2 PC116 POWER VCORE POWER VCORE


PWM SW1 3 POWER VCORE PL6
SW2 SW_PWM1 1u_25V_X7R_06
PR169 0_04 17 4 2 1 POWER VCORE
45,46,48 VRA_VTEMP VTEP/FLT SW3
CCCA-0630-R15-MR
POWER VCORE 16 13 POWER VCORE
45,46,48 VRA_STB SYNC PGND9 POWER VCORE

2.2_06
12
PGND8

PR179
11 DIPLF! DNNF174U.S26NT1S:18

PGND1
PGND2
PGND3
PGND4
PGND5
18 PGND7 10
46 VRACPU_CS1 CS PGND6 Jsnt>49B! Jtbu>56B! EDS>1/:1nS
POWER VCORE
POWER VCORE Rubband
2020/01/07

5
6
7
8
9
POWER VCORE PC128

2200p_50V_X7R_04
B.Schematic Diagrams

VIN
Co-lay
5.5A
EMC9 PC122 PC92 PC84

0.01u_25V_X7R_04

1u_25V_X7R_06

10u_25V_X6S_08

10u_25V_X6S_08
3.3V

Sheet 45 of 59 PC106
20
PU10

VCC
MP86941GQVT-Z

VIN1
1
14 POWER VCORE

VCore Output
1u_6.3V_X6S_04 VIN2 POWER VCORE
19 21 BST_PWM2 POWER VCORE POWER VCORE
POWER VCORE AGND BST VCORE
Rubband
POWER VCORE
2020/01/07
C
46 VRACPU_PWM2
PR163 0_04 15
PWM SW1
2
3
PC115
140A C

Stage
1u_25V_X7R_06 PL5
PR168 0_04 17 SW2 4 SW_PWM2 2 1 PC133
45,46,48 VRA_VTEMP VTEP/FLT SW3
CCCA-0630-R15-MR

0.1u_25V_X7R_06
POWER VCORE 16 13 POWER VCORE
45,46,48 VRA_STB SYNC PGND9 POWER VCORE

2.2_06
12
PGND8

PR177
11 DIPLF! DNNF174U.S26NT1S:18 + PC137 + PC136 + PC129 + PC138 + PC135

PGND1
PGND2
PGND3
PGND4
PGND5
18 PGND7 10
46 VRACPU_CS2 CS PGND6 Jsnt>49B! Jtbu>56B! EDS>1/:1nS
POWER VCORE ACAS2R0S331E09Y ACAS2R0S331E09Y ACAS2R0S331E09YACAS2R0S331E09Y ACAS2R0S331E09Y

Vinafix.com
POWER VCORE

5
6
7
8
9
PC111
POWER VCORE
POWER VCORE POWER VCORE POWER VCORE POWER VCORE POWER VCORE
2200p_50V_X7R_04

POWER VCORE

VIN

5.5A Co-lay VIN

3.3V PC124 PC94 PC86

1
PC9 PC8 PC10

1u_25V_X7R_06

10u_25V_X6S_08

10u_25V_X6S_08
PU12 MP86941GQVT-Z + + +

*T55D107M025C0060

*T55D107M025C0060

*T55D107M025C0060
20 1

2
PC109 VCC VIN1 14
1u_6.3V_X6S_04 VIN2
19 21 BST_PWM3
POWER VCORE AGND BST
B
Rubband B
POWER VCORE
PR165 0_04 15 2 PC125 2020/01/07 POWER VCORE
POWER VCORE
POWER VCORE
POWER VCORE
46 VRACPU_PWM3 PWM SW1 3 1u_25V_X7R_06 PL4 POWER VCORE POWER VCORE
PR171 0_04 17 SW2 4 SW_PWM3 POWER VCORE 2 1
45,46,48 VRA_VTEMP VTEP/FLT SW3
CCCA-0630-R15-MR
POWER VCORE 16 13
45,46,48 VRA_STB SYNC PGND9 POWER VCORE

2.2_06
12
PGND8

PR174
11 DIPLF! DNNF174U.S26NT1S:18
PGND1
PGND2
PGND3
PGND4
PGND5

18 PGND7 10
46 VRACPU_CS3 CS PGND6 Jsnt>49B! Jtbu>56B! EDS>1/:1nS
POWER VCORE
POWER VCORE
5
6
7
8
9

PC105

2200p_50V_X7R_04
POWER VCORE

VIN

5.5A Co-lay

3.3V PC119 PC82 PC90

10u_25V_X6S_08
1u_25V_X7R_06

10u_25V_X6S_08
PU8 MP86941GQVT-Z

20 1
PC103 VCC VIN1 14
1u_6.3V_X6S_04 VIN2
19 21 BST_PWM4
POWER VCORE AGND BST
Rubband
POWER VCORE
PR161 0_04 15 2 PC114 2020/01/07
46 VRACPU_PWM4 PWM SW1 3 1u_25V_X7R_06 PL7 POWER VCORE POWER VCORE POWER VCORE
PR166 0_04 17 SW2 4 SW_PWM4 2 1
45,46,48 VRA_VTEMP VTEP/FLT SW3
A
CCCA-0630-R15-MR A
POWER VCORE 16 13
45,46,48 VRA_STB SYNC PGND9 POWER VCORE
2.2_06

12 POWER VCORE
PGND8
PR175

11 DIPLF! DNNF174U.S26NT1S:18
PGND1
PGND2
PGND3
PGND4
PGND5

18 PGND7 10
46 VRACPU_CS4 CS PGND6 Jsnt>49B! Jtbu>56B! EDS>1/:1nS
POWER VCORE
5
6
7
8
9

PC118

2200p_50V_X7R_04
POWER VCORE
POWER VCORE
2,17,21,22,33,34,35,37,41,42,44,48,51,52,53 3.3V
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
22,27,41,42,43,44,46,47,48,49,54
5,46
VIN
VCORE [45] VCORE OUTPUT STAGE
Size Document Number Rev
A2 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 45 of 59


5 4 3 2 1

B - 46 VCore Output Stage


Schematic Diagrams

VVC_Core, VCCGT, VCCSA


5 4 3 2 1

VIN

PR152
VDD3
VRACPU_PWM1
VRACPU_PWM1 45
VR_VDD18
VR_EN VRACPU_PWM2

PR8
PR143 10K_04 2 1
VDD3 VRACPU_PWM2 45
PJ23 *CV-40mil VRACPU_PWM3
POWER VCORE PC70 0.1u_16V_X7R_04 VRACPU_PWM3 45
POWER VCORE
VRACPU_PWM4

2M_1%_04 PR11
4,22,25,39 ALL_SYS_PWRGD PR144 20K_04 1 2 POWER VCORE GND_SIGNAL VRACPU_PWM4 45

PC65

4.7_1%_06
D POWER VCORE PJ24 *OPEN_4mil D
POWER VCORE VRAGT_PWM1
POWER VCORE VRAGT_PWM1 48
VRASA_PWM1

PC3
DEFAULT VRASA_PWM1 48

PC7

1u_16V_X7R_06
SHORT

VRACPU_VINSEN
VRA_STB

133K_1%_06

0.01u_25V_X7R_04

4.7u_6.3V_X5R_04
VDD3
VRA_STB 45,48
1.05V_VCCST
POWER VCORE VRACPU_CS1
VRACPU_CS1 45
POWER VCORE
POWER VCORE VRACPU_CS2
VRACPU_CS2 45
POWER VCORE
GND_SIGNAL VRACPU_CS3
VRACPU_CS3 45
POWER VCORE
GND_SIGNAL VRACPU_CS4
VRACPU_CS4 45

PR123
PR122 PR121 PR120 GND_SIGNAL

PR1

PR128
PC1 *10K_1%_04 *10K_1%_04 10K_1%_04 VRAGT_CS1

49

47

26

44

43

42

41

40

39

38
VRAGT_CS1 48
POWER VCORE POWER VCORE
*0.1u_16V_X7R_04 POWER VCORE POWER VCORE VRASA_CS1

B.Schematic Diagrams
VDD18

VDD33

PWM1

PWM2

PWM3

PWM4

PWM5

PWM6
AGND

VIN_SEN
VRASA_CS1 48

*1K_1%_04
POWER VCORE POWER VCORE

100_04

45.3_1%_04
POWER VCORE POWER VCORE 37
POWER VCORE POWER VCORE EN 34
PR130 *0_04 35 STB
27,39,42 SLP_S0# SLP_S0# 5 VRACPU_CSUMA
PR20 1.5K_1%_04
39,49,50 SMC_BAT PR131 0_04 SMC_BAT_VR 33 CS1 POWER VCORE
GND_SIGNAL SCL_P 4 PR21 1.5K_1%_04
39,49,50 SMD_BAT PR132 0_04 SMD_BAT_VR 32 CS2 POWER VCORE
VR_VDD18 POWER VCORE SDA_P 3 PR22 1.5K_1%_04
PR133 *100_1%_04 VR_VRHOT# 31 CS3 POWER VCORE

Sheet 46 of 59
4 H_PROCHOT# VRHOT# 2 PR23 1.5K_1%_04
25 VCORE_PG PR2 10K_1%_04 PR134 0_04 VR_VRRDY 30 CS4 POWER VCORE
3.3VS VRRDY VRAGT_CSUMB
POWER VCORE 1 PR17 1.5K_1%_04
4 H_CPU_SVIDALRT# PR124 0_04 VR_ALT# 29 CS5 POWER VCORE
POWER VCORE
PR137 POWER VCORE ALT# 48 PR18 1.5K_1%_04 VRASA_CSUMC
4 H_CPU_SVIDDAT VR_DSIO CS6

VCC_Core, VCCGT,
3.32K_1%_04 PR135 10_1%_04 28 POWER VCORE
POWER VCORE SDIO PU6 6 VRACPU_VDIFFPR156 866_1%_04
C 4 H_CPU_SVIDCLK PR136 49.9_1%_04 VR_SCLK 27 VDIFFA C
SCLK MP2979AGQKT-0020-Z
POWER VCORE POWER VCORE
ADDRP POWER VCORE 25 POWER VCORE
ADDR_P 7 VRACPU_VFB PR16 *0_04 PC6 *470p_50V_X7R_04

VCCSA
PSYS 46 VFBA POWER VCORE
49 PSYS PSYS PR19 *100_04 VCORE POWER VCORE GND_SIGNAL
PR12 6.04K_1%_04 VRACPU_PE 36 8 VCCSENSE_J PJ4 1 2 *1mm VCC_VCORE_SENSE 5
PR4 PE VOSENA
Psys setting base on charger spec: POWER VCORE
VSSSENSE_J VSS_VCORE_SENSE 5
1.47K_1%_04 GND_SIGNAL POWER VCORE 9 PJ3 1 2 *1mm
1. 1uA/W information PR3 73.2K_1%_04 VRACPU_IREF 24 VORTNA PR157 *100_04
2. Pmax 135W IREF 10 VRAGT_VDIFF PR158 2.1K_1%_04 POWER VCORE
VRACPU_CSUMA 18 VDIFFB
POWER VCORE POWER VCORE
POWER VCORE CSSUMA DEFAULT

Vinafix.com
POWER VCORE
120W=> 6.04K 150W => 19.6K VRAGT_CSUMB

VRASA_CSUMC
19
CSSUMB
VFBB
11 VRAGT_VFB PR15 *0_04 PC5
SHORT
*470p_50V_X7R_04
GND_SIGNAL 20
POWER VCORE CSSUMC
POWER VCORE POWER VCORE
PR7 26.7K_1%_04 VRACPU_IMON 21 PR14 *100_04 POWER VCORE
IMONA VGT_VCCSENSE_J VCCGT VCCGT_SENSE 7
POWER VCORE 12 PJ25 1 2 *1mm
GND_SIGNAL PC72 820p_50V_X7R_04 VRAGT_IMON 22 VOSENB
POWER VCORE
IMONB 13 VGT_VSSSENSE_J PJ26 1 2 *1mm VSSGT_SENSE 7


旣 ῤ 1 / 3 0 j acky

VORTNC

VOSENC
VRASA_IMON 23 VORTNB

VDIFFC
PR6 118K_1%_04 PR155 *100_04
IMONC

TEMP

VFBC
POWER VCORE POWER VCORE
GND_SIGNAL PC71 180p_50V_NPO_04 POWER VCORE
POWER VCORE DEFAULT
PR5 332K_1%_04 SHORT

45

14

15

17

16
POWER VCORE
GND_SIGNAL PC69 68p_50V_NPO_04
POWER VCORE
POWER VCORE

Iccmax setting: PR147 *100_04


VRA_VTEMP VCCSA_VCCSENSE_J VCCSA
Vcore: 140A 45,48 VRA_VTEMP PR149 0_04 PJ2 1 2 *1mm VCCSA_SENSE 6
POWER VCORE
VGT:32A POWER VCORE POWER VCORE
VSA: 11.1A
PC2 PR9
TDC setting: 1u_16V_X7R_06 49.9K_1%_04
POWER VCORE POWER VCORE VCCSA_VSSSENSE_J PJ1 1 2 *1mm VSSSA_SENSE 6
Vcore: 92A PR145 *100_04
B VGT:14A POWER VCORE B
POWER VCORE
AC/DC LLsetting:
VRASA_VFB
Vcore: 1.1m PR13 *0_04 PC4 *470p_50V_X7R_04
DEFAULT
VGT:2.7m POWER VCORE POWER VCORE GND_SIGNAL SHORT
VSA: 10.3m VRASA_VDIFF PR150 8.2K_1%_04
GND_SIGNAL
POWER VCORE

VDD3

POWER VCORE PR126


PR129 *0_04 *10K_1%_04
POWER VCORE
PD2
A C VRACPU_PE
39,50,53 EC_GPIO

RB751S-40H
POWER VCORE
PC64 D02 POWER ISSUE
PR127 PR10 0_06
*0.1u_16V_X7R_04 100K_04
POWER VCORE POWER VCORE POWER VCORE

GND_SIGNAL

A A
GND_SIGNAL

5,45
6,48
7,48
VCORE
VCCSA
VCCGT
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
4,6,26,42 1.05V_VCCST Title
22,27,41,42,43,44,45,47,48,49,54 VIN [46] VCC_CORE & VCCGT &VCCSA
4,24,25,27,30,32,33,34,36,38,39,40,41,42,43,47,49,50,51,52,53,54,55 VDD3
Size Document Number Rev
8,9,16,17,18,21,22,23,24,25,26,27,28,29,32,33,34,36,37,38,39,41,42,44 3.3VS
A2 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 46 of 59


5 4 3 2 1

VVC_Core, VCCGT, VCCSA B - 47


Schematic Diagrams

1.05DX_VCCSTG, VCCSFR_OC, 1.8VA


5 4 3 2 1

NOTE:
1.05DX_VCCSTG Ton need <65us
M5938 TURON-ON TIME=60us DEFAULT
PJ40 *1mm
SHORT

VDD1.05
1.05DX_VCCSTG 1 2

POW ER VCCSGT
1.05DX_VCCSTG

U29

2 4 1A VOUT1_U140
VIN VOUT C715
D D
C704 C702

*0.1u_10V_X7R_04
1u_6.3V_X5R_02

*10u_6.3V_X5R_06
R532

POW ER VCCSGT VDD3 VDD3 *100_04


POW ER VCCSGT
*0.1u_10V_X7R_04 PC228
Rubband
2020/01/07
U26 POW ER VCCSGT
POW ER VCCSGT
R496 VCCSFR_OC Combine with

5
SN74LV1T08DCKR POW ER VCCSGT

D
32,42 GPP_J1
R139

POW ER VCCSGT
20K_1%_04 1

2
4 VCCSTG_EN 6
ON VBIAS
5 5V POW ER VCCSGT
*100K_04

G
Q51
3.3VA(U16)
B.Schematic Diagrams

*2SK3018S3

S
POW ER VCCSGT

D
3
Q45

180p_50V_NPO_04 C398
POW ER VCCSGT C709
R145 *0_04 VCCSTG_EN G

0.1u_10V_X7R_04
POW ER VCCSGT *2SK3018S3

S
POW ER VCCSGT

Sheet 47 of 59
1.05DX_VCCSTG,
1 3
POW ER VCCSGT GND NC POW ER VCCSGT

39,42
C R696 *0_04 C

VCCSTG_EN
22,25,27,33,35,41,42,44 SUSB#
FA7609A6

VCCSFR_OC,
POW ER VCCSGT POW ER VCCSGT
R697 0_04
42,44 DDR 1.35V_PW RGD

1.8VA
POW ER VCCSGT

Vinafix.com
Rubband VREG5
2019/12/26 PU25 1.8VA
PR283 AOZ2261NQI-11
0_06
VIN
POW ER 1.8VA VIN 7
21 VCC VIN 8 PC259 PC257 PC258
VIN 9
3.3VA

0.1u_25V_X5R_04

4.7u_25V_X5R_08

4.7u_25V_X5R_08
VIN 22
VIN 24 + +
PC273
4.7u_6.3V_X5R_04 TON 6 PR270 180K_1%_04
POW ER 1.8VA
PR281 POW ER 1.8VA
10K_1%_04 BST 20 PR112 0_06 PC55 0.1u_16V_X7R_04
POW ER 1.8VA
POW ER 1.8VA POW ER 1.8VA
1.8VA_PGD 1 POW ER 1.8VA POW ER 1.8VA
42 1.8VA_PGD PGOOD
POW ER 1.8VA
B PR278 *10K_1%_04 B
VREG5
SW 10
POW ER 1.8VA
PS_1V8_PFM
3 11 1.8VA
PFM* SW
SW 16
PR277 17
DEFAULT SW
SW 18 PL19 8A
SHORT 10K_1%_04
POW ER 1.8VA
SW 25 2 1
BCIHP5420HC-1ROM
3.3VA PR113 10K_04 PJ201 2 *CV-40mil 2 EN/DSG POW ER 1.8VA POW ER 1.8VA PC268 PC266 PC267 PC264 PC265
ISET 19 PR279 *6.8K_1%_04
1.8VA

22u_6.3V_X5R_06

22u_6.3V_X5R_06

22u_6.3V_X5R_06

22u_6.3V_X5R_06

*22u_6.3V_X5R_06
POW ER 1.8VA POW ER 1.8VA PC274 100p_50V_NPO_04
POW ER 1.8VA PC263
PR282 15K_1%_04 ?
PJ19 *1mm PC272 23 SS FB 5 POW ER 1.8VA *680p_50V_X7R_04
PR280 *10K_04 1 2
34,39,42 SLP_SUS# POW ER 1.8VA
0.1u_16V_X7R_04 PC275 PR273
POW ER 1.8VA
POW ER 1.8VA 2200p_50V_X7R_04 PGND 12 10K_1%_04
Rubband POW ER 1.8VA POW ER 1.8VA 4 AGND PGND 13 POW ER 1.8VA
PGND 14
2019/12/30 15 POW ER 1.8VA POW ER 1.8VA
PGND
POW ER 1.8VA POW ER 1.8VA POW ER 1.8VA
POW ER 1.8VA PR274 Rubband
4.99K_1%_04
2019/12/28
Rubband
POW ER 1.8VA
2019/12/27

A A

29,30,42
4,24,25,27,30,32,33,34,36,38,39,40,41,42,43,46,49,50,51,52,53,54,55
VDD1.05
VDD3 ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
4,6 1.05DX_VCCSTG
Title
22,35,37,41,42,44,52
4,24,25,26,27,30,32,38,42
5V
3.3VA
[47]1.05DX_VCCSTG/VCCSFR_OC/1.8
43 VREG5
Size Document Number Rev
30,55
22,27,41,42,43,44,45,46,48,49,54
1.8VA
VIN A3 N18P 6-71-NP500-D02 D02
52,53,54 PW R_SRC_NV_FB
Date: Monday, February 24, 2020 Sheet 47 of 59

5 4 3 2 1

B - 48 1.05DX_VCCSTG, VCCSFR_OC, 1.8VA


Schematic Diagrams

VCCGT, VCCSA Output Stage


5 4 3 2 1

VIN

D
2.5A D

PC120 PC83 PC91

1u_25V_X7R_06

10u_25V_X6S_08

10u_25V_X6S_08
VCCGT1Phase
3.3V

PU9 MP86903-CGLT-Z

PC104
1u_6.3V_X6S_04
20
VCC VIN1
VIN2
1
14
BST_GT
POW ER VCCGT POW ER VCCGT
POW ER VCCGT
VCCGT
POW ER VCCGT 19 21

B.Schematic Diagrams
AGND BST
Rubband
PR162 0_04 15 2 PC112
2020/01/07 32A
46 VRAGT_PW M1 PWM SW1 3 1u_25V_X7R_06 PL8
PR167 POW ER VCCGT
0_04 17 SW2 4 SW _GT POW ER VCCGT 2 1 PC149
45,46,48 VRA_VTEMP VTEP/FLT SW3 VCCGT
CCCA-0630-R15-MR
16 13

0.1u_25V_X7R_06
45,46,48 VRA_STB POW ER VCCGT POW ER VCCGT 0V~1.5V

Sheet 48 of 59
SYNC PGND9
PGND8
12 DIPLF! DNNF174U.S26NT1S:18 + PC130
11 PR176
PGND1
PGND2
PGND3
PGND4
PGND5

46 VRAGT_CS1 18 PGND7 10 2.2_06 Jsnt>49B! Jtbu>56B! EDS>1/:1nS PC144 PC150


CS PGND6 POW ER VCCGT ACAS2R0S331E09Y POW ER VCCGT

VCCGT, VCCSA

22u_6.3V_X6S_08

22u_6.3V_X6S_08
POW ER VCCGT
5
6
7
8
9

C C
PC121
POW ER VCCGT
2200p_50V_X7R_04
POW ER VCCGT VCCGT
Output Stage
POW ER VCCGT PC142 PC140 PC147 PC146 PC148 PC132
0V~1.5V

Vinafix.com
POW ER VCCGT

22u_6.3V_X6S_08
22u_6.3V_X6S_08

22u_6.3V_X6S_08

22u_6.3V_X6S_08

22u_6.3V_X6S_08

22u_6.3V_X6S_08
PC134
+
VIN

PSLB30E227M
1.5A Co-lay

EMC11 PC127 PC98 PC89 POW ER VCCGT POW ER VCCGT POW ER VCCGT
POW ER VCCGT POW ER VCCGT POW ER VCCGT POW ER VCCGT
0.01u_25V_X7R_04

1u_25V_X7R_06

10u_25V_X6S_08

10u_25V_X6S_08
VCCSA1Phase
3.3V

PU13
B B

PC110
1u_6.3V_X6S_04
12
VCC
MP86901-AGQT-Z
VIN1
VIN2
1
6
POW ER VCCSA POW ER VCCSA
POW ER VCCSA POW ER VCCSA
11A
VCCSA
BST_SA
POW ER VCCSA 11 AGND BST
13
VCCSA
POW ER VCCSA PC126 PL9
46 VRASA_PW M1 PR170 0_04 7 2 1u_25V_X7R_06 BCIHP0730-R47M
POW ER VCCSA PWM SW1 3 SW _SA POW ER VCCSA 1 2 PC145
PR172 0_04 9 SW2
45,46,48 VRA_VTEMP VTEP/FLT

0.1u_25V_X7R_06
POW ER VCCSA
45,46,48 VRA_STB 8
SYNC PR178
4 2.2_06 PC139 PC141 PC131 PC143
10 PGND1 5 POW ER VCCSA
46 VRASA_CS1 CS PGND2 +

22u_6.3V_X6S_08

22u_6.3V_X6S_08

22u_6.3V_X6S_08
PSLB30E227M
POW ER VCCSA POW ER VCCSA
PC117
2200p_50V_X7R_04
POW ER VCCSA

POW ER VCCSA
POW ER VCCSA POW ER VCCSA
POW ER VCCSA

A A

2,17,21,22,33,34,35,37,41,42,44,45,51,52,53 3.3V
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
22,27,41,42,43,44,45,46,47,49,54 VIN Title
7,46
6,46
VCCGT
VCCSA
[48] VCCGT & VCCSA OUTPUT STAGE
Size Document Number Rev
A3 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 48 of 59


5 4 3 2 1

VCCGT, VCCSA Output Stage B - 49


Schematic Diagrams

AC_In, Charger
1 2 3 4 5

SMART CHARGER

A A

A
Rubband
PD11 PD10
2019/12/23 POWER CHARGE MDL914S2 MDL914S2
POWER CHARGE
J_DC_JACK1 EML2 POWER CHARGE

C
2DC3003-016211F HCB2012KF-800T80 POWER CHARGE
JDC_AC EML1
1

GND1
GND2
HCB2012KF-800T80
2
3 PC102 VDD3 VIN
PC101 PC100 PC99

0.1u_25V_X7R_06

0.1u_25V_X7R_06

10u_25V_X5R_08

*10u_25V_X5R_08
VA1

PR104
180K_1%_04
POWER CHARGE
PR105
POWER CHARGE
PQ7 VA POWER CHARGE ILIM POWER CHARGE POWER CHARGE
MDU1721 PQ8 POWER CHARGE POWER CHARGE POWER CHARGE
P/N = 6-20-B3J00-003 POWER CHARGE MDU1511 PRS1 45.3K_1%_04 POWER CHARGE POWER CHARGE POWER CHARGE
B.Schematic Diagrams

PCB Footprint = 2dc3003-016211f POWER CHARGE D S WMCSL0612R010FETA D01A


POWER _ CHARGE POWER CHARGE S D
POWER CHARGE EMC8
Battery Voltage:

680p_50V_X7R_04
POWER CHARGE

PD3
POWER CHARGE PC48 PC249 PC51 PC253 PC210 PC211 PC252
12V~16.8V

4.7u_25V_X7R_08

4.7u_25V_X7R_08

4.7u_25V_X7R_08

4.7u_25V_X7R_08
1000p_50V_X7R_04
0.1u_25V_X7R_06
POWER CHARGE PC80 PC113 PR180 PR181 PR91 POWER CHARGE

0.047u_25V_X7R_06

1500p_50V_04
PC78 PR160 PR159 PC108 *0402_short *0402_short 10_1%_06 POWER CHARGE

G
ULTRASO-8 PC42

MESMAJ20A-G
POWER CHARGE
ULTRASO-8

10u_25V_X5R_08

0.1u_25V_X7R_06

1000p_50V_X7R_04
PR173 PC40 POWER CHARGE POWER CHARGE

D
4.7_06
4.7_06 POWER CHARGE PR101

A
4.7_04 1u_25V_X7R_06 4.02K_1%_04 PQ12
PC79 BATDRV G
PC37 MDU1511

2.2u_25V_X5R_08
0.1u_25V_X7R_06 0.1u_25V_X7R_06

Sheet 49 of 59

S
PC36 POWER CHARGE PC45
ULTRASO-8
POWER CHARGE 2.2u_16V_X5R_06 PC224 POWER CHARGE
0.1u_25V_X7R_06 POWER CHARGE REGN PQ15 POWER CHARGE J_BAT1
PDC3908Z 0.01u_25V_X7R_04 POWER CHARGE 50458-00801-002

5
5
5
5
PR89 PR90 BTST PR95 0_06 POWER CHARGE PCB Footprint = 50458-008L

AC_In, Charger
POWER CHARGE 4.02K_1%_04 4.02K_1%_04 PL17 PRS2 POWER CHARGE P/N = 6-21-63900-108

29

28
27
26
25
24
23
22
POWER CHARGE POWER CHARGE PU4 HIDRV 4 TMPC0603H-4R7M-Z01 WMCSL0612R010FETA
POWER CHARGE POWER CHARGE POWER CHARGE POWER CHARGE 2 1 V_BAT 1

GND_2

LODRV
GND_1
PHASE
HIDRV
VCC

BTST
REGN

1
2
3
B POWER CHARGE POWER CHARGE PC44 PQ14 2 B
POWER CHARGE POWER CHARGE 0.047u_25V_X7R_06 PDC3906Z SMC_BAT PL2 HCB1005KF-121T20 3

5
5
5
5
SMD_BAT 4

PC234

PC235

PC227
ACN 1 21 Phase

0.1u_25V_X5R_04 EMC18
PR85 POWER CHARGE HCB1005KF-121T20

EMC17
ACN ILIM 5

PR245 *0402_short

PR246 *0402_short
ACP 2 20 LODRV PL1
CMSRC 3 ACP SRP 19 4 39 BAT_DET 6
470K_04 BQ24780SRUYR
POWER CHARGE ACDRV 4 CMSRC SRN 18 7
Rubband

1
2
3
ACDRV BATDRV 8

10u_25V_X5R_08

10u_25V_X5R_08

*10u_25V_X6S_08

EMC7

EMC6

EMC5
ACPRES 5 17 SRP 10_04 PR103 POWER CHARGE
2019/12/28

680p_50V_X7R_04
ACDET 6 ACOK BATSRC 16 SRN POWER CHARGE POWER_CHAR

PROCHOT#

C
IOUT 7 ACDET TB_STAT# 15 10_04 PR102

CMPOUT
IADP BATPRES# PD7 PD6

IDCHG

CMPIN
PMON

30p_50V_NPO_04

30p_50V_NPO_04

30p_50V_NPO_04
PC39

SDA
SCL
Vinafix.com

SS1040WG

SS1040WG
PR86 0.1u_25V_X7R_06 10_04 PR100 PC47
SMC_BAT 39,46,50
0.1u_25V_X7R_06

A
75K_1%_04 IDCHG TB_STAT PC50

8
9
10
11
12
13
14
SMD_BAT 39,46,50
0.1u_25V_X7R_06
PC41
POWER CHARGE PC49 EMC16
100p_50V_NPO_04 PR98 POWER CHARGE 0.1u_25V_X7R_06 680p_50V_X7R_04 D01A_0214
10K_1%_04 PR99 POWER CHARGE PR257
*10K_1%_04 2.2_06 POWER CHARGE POWER CHARGE POWER CHARGE POWER CHARGE
POWER CHARGE POWER CHARGE POWER CHARGE POWER CHARGE POWER CHARGE POWER CHARGE
POWER CHARGE POWER CHARGE POWER CHARGE POWER CHARGE POWER CHARGE POWER CHARGE

100p_50V_NPO_04
POWER CHARGE PR88 *0_04 POWER CHARGE PC247 POWER CHARGE
16,49 AC/BATL#
PC43 POWER CHARGE
PR94 VDD3 POWER CHARGE 4700p_50V_X7R_04
PR93 0_04 10K_1%_04 POWER CHARGE POWER CHARGE
46 PSYS
POWER CHARGE
POWER CHARGE
POWER CHARGE
POWER CHARGE VDD3
POWER CHARGE
POWER CHARGE SMD_BAT PR96 0_04

SMC_BAT PR97 0_04

POWER CHARGE
POWER CHARGE
POWER CHARGE
POWER CHARGE

C C

PR87 0_04
TOTAL_CUR 39
POWER CHARGE
PC38
VREG3

100p_50V_NPO_04
PR248
Battery Voltage:
POWER CHARGE 100K_04

VREG3
12V~16.8V
AC/BATL# 16,49
D

POWER CHARGE
PQ13
G
PR247 2SK3018S3
S

POWER CHARGE
47K_04
POWER CHARGE

AC_IN# 39
PR259 PQ20 PR267
C

PD9 10K_04 MTE1K0P15KN3 300K_1%_04


C A B PQ17
6-21-D34J0-105 V_BAT S D BATVLT
VA BAT_VOLT 39
POWER CHARGE
ZD5245BS2 BTN3904
E

POWER CHARGE PR260 POWER CHARGE PR266 PC260

G
PR269
POWER CHARGE
10K_04 100K_04 0.1u_16V_X7R_04
D02A modify POWER CHARGE 60.4K_1%_04 POWER CHARGE
BATGS PR268
POWER CHARGE
*470K_04

D
AC_IN POWER CHARGE
POWER CHARGE
G PQ16
VDD3
2SK3018S3

S
D D
PFM_ADC_FILTER_EN 54

POWER CHARGE
POWER CHARGE

33,39,41,43 VREG3
22,27,41,42,43,44,45,46,47,48,54
4,24,25,27,30,32,33,34,36,38,39,40,41,42,43,46,47,50,51,52,53,54,55
VIN
VDD3 ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[49] AC_IN,CHARGER
Size Document Number Rev
A2 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 49 of 59


1 2 3 4 5

B - 50 AC_In, Charger
Schematic Diagrams

NVVDD 1
8 7 6 5 4 3 2 1

Rubband
2019/12/19 From EC
EC_GPIO_R PR284 *0_04
EC_GPIO 39,46,50,53
NVVDD NVVDD NVVDD
Q67A Q67B

G2

5
PC280 *0.1u_10V_X5R_04

G
*MTDK3S6R *MTDK3S6R

EC SM_BUS 6 1 4 3
PR287 *1.5K_04 VDD3

D
NVVDD

S
D
SMC_BAT PR285 0_04 I2CC_SCL_PP D
39,46,49 SMC_BAT
SMD_BAT PR286 0_04
NVVDD
I2CC_SDA_PP GPU SM_BUS
39,46,49 SMD_BAT
NVVDD
PR288 *1.5K_04

D
D

S
VDD3
6 1 4 3 NVVDD
Q68A Q68B
*MTDK3S6R N H 5 0 R A 冯N H 7 0 R A Q㨇
䧖 暨ἧ䓐⺈⓮

G
*MTDK3S6R

2G
䈡⇍婧㔜 ᷳ 6 - 0 2 - 2 9 8 8 0 - C Q 0 - 23 ,

5
NVVDD NVVDD EC_GPIO_R ⚈⍇
㕁 嘇 6 - 0 2 - 2 9 8 8 0 - C Q 0 -2 2
㚫䓊䓇啵 ⯷ ㆾ PC I E 嬨 ᶵ ⇘ ,I v y0 8 / 0 8
PU22

B.Schematic Diagrams
20 MP2988_NV_PWM1 PR229 0_04 NVVDD_PHASE1_PWM 51
I2CC_SDA_PP PR241 0_04 MP2988_NV_SDA 4 PWM1
16,53 I2CC_SDA_PP SDA
NVVDD
19 MP2988_NV_PWM2 PR228 0_04 NVVDD_PHASE2_PWM 51
Rubband NVVDD
PWM2
2019/12/23 NVVDD
I2CC_SCL_PP PR240 0_04 MP2988_NV_SCL 5 18 MP2988_NV_PWM3 PR227 0_04 NVVDD_PHASE3_PWM 51
16,53 I2CC_SCL_PP SCL PWM3

PR233
NVVDD

10K_1%_04 1
EN
2 MP2988_NV_EN
NVVDD
PR239

C NVVDDA PD8
10K_04 NV_NVVDD_EN 17,51
Sheet 50 of 59
NVVDD 1
NV3V3 PGOOD EC_GPIO 39,46,50,53
MDL914S2
C NVVDD Rubband PR234 NVVDD*10K_1%_04 VDD3
C
10,17 NVVDD_PW RGD PC35 *1uF_25V_X7R_04
AGND_MP2988_NV 2019/12/26 PC34 NVVDD *1uF_25V_X7R_04
NV3V3 PR244 *10K_1%_04
NVVDD MP2988_NV_PSI 3
PSI MP2988GQ-0021-Z NVVDD
AGND_MP2988_NV

PR235 NVVDD0_04
17 GPIO6_NVVDD_PSI#_R MP2988_NV_VINSEN
12 PR218 2M_1%_04 PW R_SRC_NV
PR82 NVVDD*100_04 VINSEN
AGND_MP2988_NV
PR217 NVVDD133K_1%_04

Vinafix.com
NVVDD
PR231 0_04 MP2988_NV_PWM-VID_ADDR 6 PC217 NVVDD0.01u_25V_X7R_04
16 GPIO0_NVVDD_PW M_VID PWM-VID/ADDR AGND_MP2988_NV

AGND_MP2988_NV PR232 NVVDD*100_04 NVVDD


NVVDD
PWMVID Vout *1uF_25V_X7R_04 PC226 17 MP2988_NV_VCC PR224 4.7_1%_06
AGND_MP2988_NV VCC33 VDD3
High VID in 24h PR219 100_04 NVVDD PC219 NVVDD4.7u_25V_X5R_08
NVVDD AGND_MP2988_NV
Hi-Z VID in 21h19 GPU_NVVDD_SENSE PR221 NVVDD0_04 MP2988_NVVDD_SENSE 10 NVVDD
FB
Low VID in 1Fh NVVDD PC218 16 NVVDD_PHASE1_CS 51
ISEN1
Remote sense close to GPU *0.01u_50V_X7R_04
NVVDD
19 GPU_GND_SENSE PR222 0_04 MP2988_NV_GND_SENSE 9 15 NVVDD_PHASE2_CS 51
FBRTN ISEN2
PR223 NVVDD100_04
14 NVVDD_PHASE3_CS 51
ISEN3
NVVDD
B PR225 0_04 MP2988_NV_TEMP 8 B
51 NVVDD_DRMOS_VTEMP TEMP MP2988_NV_CSN
13 PR214 1.5K_1%_04
PR226 NVVDD49.9K_1%_04 CSN
PR215 NVVDD1.5K_1%_04
AGND_MP2988_NV PC223 NVVDD1u_16V_X7R_06
PR216 NVVDD1.5K_1%_04
PC225 NVVDD
1u_16V_X7R_06 MP2988_NV_VDD12 7
VDD12 PC216 NVVDD 1u_6.3V_X6S_04 AGND_MP2988_NV
NVVDD 21 AGND_MP2988_NV
11 PAD
AGND_MP2988_NV NVVDD
GND

NVVDD

+NVVDD PR238 0_1%_06


AGND_MP2988_NV

TDC 45A NVVDD

IccMax 150A
A A

Vboot 0.8V
4,24,25,27,30,32,33,34,36,38,39,40,41,42,43,46,47,49,51,52,53,54,55 VDD3
Load Line 0mohm 10,16,53,54,55
19,20,51
NV3V3
NVVDD
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
51,54 PW R_SRC_NV Title
[50] NVVDD1
Size Document Number Rev
A3 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 50 of 59


8 7 6 5 4 3 2 1

NVVDD 1 B - 51
Schematic Diagrams

NVVDD 2
5 4 3 2 1

PWR_SRC_NV

PC213 PC204 EMC13

10u_25V_X6S_08

10u_25V_X6S_08
PC206 PC179 0.1u_25V_X5R_04
+

*25TQC15MYFB
1u_25V_X7R_06 NVVDD
M-C0603
NVVDD

14

1
PU17 M-C0603
3.3V PC183 1u_25V_X7R_06

VIN2

VIN1
21 NVVDD
BST
D
NVVDD
NVVDD
PR213
NVVDD
0_06 NVVDD_DRMOS_VCC 20
VCC NVVDD
GPU DECOUPLING D

2
SW
NVVDD
3 PL13
PC194 SW EM-22BM66VC1
PR206 1u_6.3V_X6S_04 4 2 1
2K_04 NVVDD 19 MP86941GQVT-Z SW PR194 NVVDD
330uF_2V_5*5*4.2 x 6 pcs
NVVDD AGND 2.2_06 NVVDD NVVDD
16 17 Rubband ONLY G62
SYNC VTEMP/FLT NVVDD_DRMOS_VTEMP 50,51
15 18
2019/12/24 PC158 PC159
50 NVVDD_PHASE1_PWM PWM CS NVVDD_PHASE1_CS 50
B.Schematic Diagrams

PC156 PC157 PC166

330U_2V_D2_D

330U_2V_D2_D
PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND

330U_2V_D2_D

330uF_2V_5*5*4.2

330uF_2V_5*5*4.2
+ +
PC188 + + +

2200p_50V_X7R_04

10

11

12

13
5

9
NVVDD

Sheet 51 of 59
NVVDD
NVVDD NVVDD
NVVDD NVVDD_G62 NVVDD
PWR_SRC_NV
NVVDD 2 CLOSE TO CHOCK

PC215 PC205 EMC14


10u_25V_X6S_08

C PC208 10u_25V_X6S_08 PC180 0.1u_50V_X5R_04 C


+
*25TQC15MYFB

1u_25V_X7R_06 NVVDD
M-C0603 PWR_SRC_NV
NVVDD

14

1
PU18 M-C0603 Angus

Vinafix.com
PC184 1u_25V_X7R_06
TOTAL=> 50A

VIN2

VIN1
21 NVVDD
2020/04/20
BST

1
NVVDD NVVDD PC220 PC222 PC221
NVVDD NVVDD_DRMOS_VCC 20 + + +
VCC NVVDD

T55D107M025C0060

T55D107M025C0060

T55D107M025C0060
2
SW

2
3 PL14
PR207 PC195 SW EM-22BM66VC1
2K_04 1u_6.3V_X6S_04 MP86941GQVT-Z 4 2 1
NVVDD NVVDD 19 SW PR195 NVVDD
AGND 2.2_06 NVVDD NVVDD NVVDD NVVDD
16 17
SYNC VTEMP/FLT NVVDD_DRMOS_VTEMP 50,51
15 18
50 NVVDD_PHASE2_PWM PWM CS NVVDD_PHASE2_CS 50

PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND
PC181 NVVDD

2200p_50V_X7R_04

10

11

12

13
5

9
NVVDD

NVVDD
B B
VDD3 PR38 PR35 PR34 PR33

PWR_SRC_NV 15_1%_06 15_1%_06 15_1%_06 15_1%_06


NVVDD NVVDD NVVDD NVVDD

G 6 2 ἧ䓐
*10u_6.3V_X5R_06 PC154

PC212 PC202 PC201 NVVDD 15R ⎒


㚱 06㰺 㚱 0 8 s ize
10u_25V_X6S_08

10u_25V_X6S_08

PC207 PC182 0.1u_50V_X5R_04


+
*25TQC15MYFB

1u_25V_X7R_06 PR186
M-C0603 NVVDD_G62

5
5
5
5
NVVDD_G62 2K_04
14

PU19 M-C0603 枸䔁 㰺 SLG㓦暣


PQ4
PC185 1u_25V_X7R_06 PR184 *0_04 4
VIN2

VIN1

17,55 NV_1V8RUN_EN NVVDD PDC3906Z


21 NVVDD_G62 NVVDD

1
2
3
BST NVVDD
NVVDD_G62

D
NVVDD_DRMOS_VCC PQ10
NVVDD_G62 NVVDD_G62 20
VCC 2 NVVDD 2SK3018S3
NVVDD
SW PR185 *0402_short G PC14
17,50 NV_NVVDD_EN
3 PL15 *10u_6.3V_X5R_06

S
PR205 PC197 SW EM-22BM66VC1 NVVDD
NVVDD
2K_04 1u_6.3V_X6S_04 4 2 1
NVVDD_G62 NVVDD_G62 19 MP86941GQVT-Z SW NVVDD_G62
AGND
16 17 PR193
SYNC VTEMP/FLT NVVDD_DRMOS_VTEMP 50,51
2.2_06
15 18 NVVDD_G62
50 NVVDD_PHASE3_PWM PWM CS NVVDD_PHASE3_CS 50

A A
PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND

PGND

PC187
2200p_50V_X7R_04
NVVDD_G62
10

11

12

13
5

NVVDD_G62
4,24,25,27,30,32,33,34,36,38,39,40,41,42,43,46,47,49,50,52,53,54,55 VDD3 ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
50,54 PW R_SRC_NV Title
19,20,50
22,27,41,42,43,44,45,46,47,48,49,54
NVVDD
VIN
[51] NVVDD2
2,17,21,22,33,34,35,37,41,42,44,45,48,52,53 3.3V Size Document Number Rev
A3 N18P 6-71-NP500-D02 D02

Date: Monday, April 20, 2020 Sheet 51 of 59


5 4 3 2 1

B - 52 NVVDD 2
Schematic Diagrams

PEX_VDD
8 7 6 5 4 3 2 1

5V
PW R_SRC_NV_FB
PU7

PEX_VDD PR138
0_06
AOZ2261NQI-11

D D
VIN 7
3.3V PEXVDD
21 VCC VIN 8 PC74 PC77 PC81
VIN 9

0.1u_25V_X5R_04

4.7u_25V_X5R_08

4.7u_25V_X5R_08
VIN 22
PC68 VIN 24 + +
4.7u_6.3V_X5R_04
PR140 PEXVDD TON 6 PR154 100K_1%_04
*10K_1%_04
PEXVDD PEXVDD
BST 20 PR139 0_06 PC63 0.1u_16V_X7R_04

PEXVDD PEXVDD
PEX_VDD_PWRGD 1 PGOOD
PEXVDD PEXVDD PEXVDD
PEXVDD PR146 *10K_1%_04

B.Schematic Diagrams
5V
SW 10
PEXVDD 3 PFM* SW 11 PEX_VDD
16
PR148
SW
SW 17 2A
SW 18 PL3
10K_1%_04 SW 25 2 1
PEXVDD BCIHP5420HC-1ROM

Sheet 52 of 59
PS_1V8_EN_R
PR141 0_04 2 EN/DSG PR119 *6.8K_1%_04 PEXVDD PC95 PC96 PC87 PC76 PC88
17 NV_PEXVDD_EN
ISET 19 PC66 100p_50V_NPO_04

22u_6.3V_X5R_06

22u_6.3V_X5R_06

22u_6.3V_X5R_06

22u_6.3V_X5R_06

*22u_6.3V_X5R_06
PEXVDD PEXVDD
PR125 PEXVDD15K_1%_04

C
PC73 PR142 PC67
23 SS FB 5 PEXVDD
?

C
PEX_VDD
0.1u_16V_X7R_04 2200p_50V_X7R_04 PGND 12
PEXVDD 10K_1%_04 PEXVDD 4 AGND PGND 13
PEXVDD PGND 14 PEXVDD PEXVDD PEXVDD
PGND 15 PEXVDD PEXVDD
PR153 PC75

Vinafix.com
PEXVDD
10K_1%_04 *100p_50V_NPO_04
Rubband PEXVDD PEXVDD
2019/12/27

PR151

14.7K_1%_04
Cold boot/Optimus: 1V8_AON→ 1 V8_ RUN → NVVD D→ NVVDD S → PEX_ VDD→ F B
DD
VQ PEXVDD
GC6 2.1 Exit: 1V8_RUN→ NVVDD_L → NVVDD_ S→ PEX_ VDDor 1V8 _ R UN→ NVVD D_ L → NVVDD_ S & PEX
_V
D

PEX_VDD
B B

Rubband
VDD3 PR24
PR25 PR26 PR27
2020/02/24
1.5_06
1.5_06 1.5_06 1.5_06
PEXVDD PEXVDD PEXVDD PEXVDD
*10u_6.3V_X5R_06 PC12 PEXVDD

PR28
5
5
5
5

2K_04
PEXVDD
PQ1
4
PDC3906Z
1
2
3

PEXVDD
D

PQ2
2SK3018S3
NV_PEXVDD_EN G PC11
*10u_6.3V_X5R_06
S

PEXVDD
PEXVDD
A A

2,17,21,22,33,34,35,37,41,42,44,45,48,51,53 3.3V ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/


22,35,37,41,42,44,47 5V Title
53,54 PW R_SRC_NV_FB
10 PEX_VDD
[52] PEX_VDD
4,24,25,27,30,32,33,34,36,38,39,40,41,42,43,46,47,49,50,51,53,54,55 VDD3 Size Document Number Rev
A3 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 52 of 59


8 7 6 5 4 3 2 1

PEX_VDD B - 53
Schematic Diagrams

FBVDDQ
8 7 6 5 4 3 2 1

PU1

20 MP2988_FB_PWM1 PR64 0_04 FBVDD_PHASE1_PWM 53


PR50 0_04 MP2988_FB_SDA 4 PWM1
16,50 I2CC_SDA_PP SDA
FBVDDQ FBVDDQ
19 MP2988_FB_PWM2 PR63 0_04 FBVDD_PHASE2_PWM 53
Rubband PWM2
2019/12/24 FBVDDQ
PR47 0_04 MP2988_FB_SCL 5 18 FBVDDQ
16,50 I2CC_SCL_PP SCL PWM3
FBVDDQ

2 MP2988_FB_EN PR59 10K_04 NV_FBVDDQ_EN 17


EN FBVDDQ
PR58 10K_1%_04 1 C A PD1 PC13
NV3V3 PGOOD EC_GPIO 39,46,50
D MDL914S2 D

0.1u_16V_X7R_04
FBVDDQ Rubband PR56 *10K_1%_04 FBVDDQ VDD3
18 DGPU_PWRGD PC23 *1uF_25V_X7R_04 FBVDDQ + PC151 + PC155
AGND_MP2988_FB
FBVDDQ 2019/12/26 PC25 *1uF_25V_X7R_04
MP2988_FB_PSI MP2988GQ-0022-Z AGND_MP2988_FB

2R0AVEC331M0545E09

2R0AVEC331M0545E09
PR54 *10K_1%_04 3
NV3V3 PSI
FBVDDQ FBVDDQ
PR57 0_04
17 GPIO25_FBVDD_PSI#_R 12 MP2988_FB_VINSEN
FBVDDQ PR49 2M_1%_04 PWR_SRC_NV_FB
PR52 *100_04 VINSEN FBVDDQ
AGND_MP2988_FB
PR46 133K_1%_04
FBVDDQ FBVDDQ
MP2988_FB_PWM-VID_ADDR_R PR45 MP2988_FB_PWM-VID_ADDR 6 PC19 0.01u_25V_X7R_04 FBVDDQ
0_04 PWM-VID/ADDR AGND_MP2988_FB
FBVDDQ
AGND_MP2988_FB PR44 *100_04 FBVDDQ
FBVDDQ FBVDDQ FBVDDQ
PWMVID Vout *1uF_25V_X7R_04 PC17 17 MP2988_FB_VCC PR65 4.7_1%_06
AGND_MP2988_FB VCC33 VDD3
FBVDDQ FBVDDQ
High VID in 24h PR41 100_04 PC27 4.7u_25V_X5R_08
FBVDDQ AGND_MP2988_FB
FBVDDQ
Hi-Z VID in 21h
B.Schematic Diagrams

19 FBVDDQ_SENSE PR39 0_04 MP2988_FBVDDQ__SENSE 10 FBVDDQ


FB
Low VID in 1Fh FBVDDQ PC18 16 FBVDD_PHASE1_CS 53 FBVDDQ
ISEN1
Remote sense close to GPU *0.01u_50V_X7R_04
19 FBVDDQ_SENSE_RTN PR40 *0_04 MP2988_FB_GND_SENSE 9 15 FBVDD_PHASE2_CS 53
FBVDDQ FBRTN ISEN2
FBVDDQ
PR42 0_04
14 PR30 PR29 PR31 PR32
ISEN3
FBVDDQ
15_1%_06 15_1%_06 15_1%_06 15_1%_06
PR43 0_04 MP2988_FB_TEMP 8 FBVDDQ VDD3 FBVDDQ FBVDDQ FBVDDQ FBVDDQ

Sheet 53 of 59
53 FBVDD_DRMOS_VTEMP TEMP 13 MP2988_FB_CSN
FBVDDQ PR55 1.5K_1%_04
PR36 49.9K_1%_04 CSN
FBVDDQ PR53 1.5K_1%_04
AGND_MP2988_FB PC15 1u_16V_X7R_06 FBVDDQ R386
FBVDDQ PC22 1u_6.3V_X6S_04 AGND_MP2988_FB C358 100K_04

5
5
5
5
MP2988_FB_VDD12

FBVDDQ
PC16 1u_16V_X7R_06 7 *10u_6.3V_X5R_06 FBVDDQ
VDD12 21 FBVDDQ PQ3
AGND_MP2988_FB FBVDDQ
PAD 4 PDC3906Z
FBVDDQ
11 FBVDDQ
AGND_MP2988_FB

1
2
3
GND

D
C C
FBVDDQ
NV_FBVDDQ_EN G C654
*10u_6.3V_X5R_06

S
PQ9
2SK3018S3
FBVDDQ
FBVDDQ

Vinafix.com
3.3V
3.3V
+FBVDDQ FBVDDQ
PR37
TDC A 10K_1%_04

PR182 MP2988_FB_PWM-VID_ADDR_R
IccMax A 10K_1%_04
FBVDDQ
PR189
Vboot V 3.74K_1%_04
FBVDDQ
Q38A FBVDDQ

3
Load Line 0mohm MTDK3S6R
D D

PR187 0_04 2G 5G PR68 0_1%_06


16 GPIO8_MEM_VDD_CTL AGND_MP2988_FB
S S

4
FBVDDQ Q38B FBVDDQ
MTDK3S6R
PR188 FBVDDQ
*0_04 PR183
FBVDDQ *100K_1%_04

FBVDDQ

PWR_SRC_NV_FB
B B

PWR_SRC_NV_FB B2 冯 2PCS 0805 CO-LAY


EMC25
B2 冯 2PCS 0805 CO-LAY PC196 PC191 PC199

10u_25V_X6S_08

10u_25V_X6S_08

0.1u_25V_X5R_04
PC192 PC190 PC198 PC170

*25TQC15MYFB
+ + + 1u_25V_X7R_06
*25TQC15MYFB

10u_25V_X6S_08

10u_25V_X6S_08
EMC26
+ + + TOTAL=> 20A

0.1u_25V_X5R_04
PC169
1u_25V_X7R_06
FBVDDQ

FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ


3.3V
PU14 MP86901-AGQT-Z FBVDDQ FBVDDQ PU15 MP86901-AGQT-Z
FBVDDQ
PR60 0_06 FBVDD_DRMOS_VCC 12 1 FBVDDQ FBVDD_DRMOS_VCC 12 1
VCC VIN1 6 FBVDDQ VCC VIN1 6 FBVDDQ
PC174 1u_6.3V_X6S_04 VIN2 PC171 1u_25V_X7R_06 PC176 1u_6.3V_X6S_04 VIN2 PC172 1u_25V_X7R_06
FBVDDQ
11 13 11 13
PR196 AGND BST PL11 AGND BST PL12
2K_1%_04 FBVDDQ M-C0603 BCIH0735-R22N PR197 FBVDDQ M-C0603 BCIH0735-R22N
FBVDDQ 7 2 FBVDDQ 2 1 2K_1%_04 7 2 FBVDDQ 2 1
53 FBVDD_PHASE1_PWM PWM SW1 3 53 FBVDD_PHASE2_PWM PWM SW1 3
FBVDDQ FBVDDQ FBVDDQ
53 FBVDD_DRMOS_VTEMP 9 SW2 53 FBVDD_DRMOS_VTEMP 9 SW2
VTEP/FLT VTEP/FLT
8 8
SYNC PR191 SYNC
4 2.2_06 4 PR190
53 FBVDD_PHASE1_CS 10 PGND1 5 53 FBVDD_PHASE2_CS 10 PGND1 5 2.2_06
CS PGND2 FBVDDQ CS PGND2 FBVDDQ

FBVDDQ PC177 FBVDDQ


2200p_50V_X7R_04 PC175
FBVDDQ 2200p_50V_X7R_04
FBVDDQ

A A

10,16,50,54,55
11,12,13,14,15,19,20,53
4,24,25,27,30,32,33,34,36,38,39,40,41,42,43,46,47,49,50,51,52,54,55
NV3V3
FBVDDQ
VDD3
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
52,54 PWR_SRC_NV_FB Title
11,12,13,14,15,19,20,53 FBVDDQ [53] FBVDDQ
2,17,21,22,33,34,35,37,41,42,44,45,48,51,52 3.3V
Size Document Number Rev
Custom N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 53 of 59


8 7 6 5 4 3 2 1

B - 54 FBVDDQ
Schematic Diagrams

DGPU Power Measurement


5 4 3 2 1

Rubband
2019/12/19
R685 3.3K_1%_04
OVRM PFM_FILTER_SH_O1 NV3V3 VDD3

D
Q66
G MTA90N03ZN3 R88 R85
28 DGPU_OVRM
OVRM 0_04 *0_04

S
NCP45492 NCP45492

R686

D
100K_04 Total Power D
OVRM
Rubband
2019/12/27 VIN PWR_SRC_NV_FB
U3
Pre-Filter Switch QFN32
C359 0.400 RS1
NVVDD
COMMON
1u_6.3V_X5R_02 1 4
PWR_SRC_VINP_R PFM_CH1_BS_IN1 3 27 U812_VCC 2 3
R70 75K_1%_04 BS_IN1 VCC NCP45492
NCP45492 RL1632T4F-B-R005-FNH
PWR_SRC_NV_FB PWR_SRC_NV

GND
COMMON
C354 1000p_50V_X7R_04 R69 649_1%_04 C352 47p_25V_NPO_02
1206 1%

NCP45492 NCP45492 GND NCP45492 NCP45492 RS2


PWR_SRC_NV_VINP_R PFM_CH1_BS_IN2 6 2 PFM_CH1_SH_IN_P1 PWR_SRC_VINP_R 1 4
R73 75K_1%_04 BS_IN2 SH_P1 R76 100_1%_04
NCP45492 2 3
PFM_CH1_SH_IN_N1 PWR_SRC_VINN_R

GND
C356 1000p_50V_X7R_04 R84 649_1%_04 SH_N1 1 R77 0_04 RL1632T4F-B-R005-FNH
COMMON
NCP45492
1% 1206
NCP45492 NCP45492 NCP45492

B.Schematic Diagrams
11 5 PFM_CH1_SH_IN_P2 PWR_SRC_NV_VINP_R NCP45492
BS_IN3 SH_P2 R74 100_1%_04

4 PFM_CH1_SH_IN_N2 PWR_SRC_NV_VINN_R
SH_N2 R75 0_04
NCP45492
U812_VCC NCP45492 C351 47p_25V_NPO_02
14 BS_IN4 SH_P3 12 R86 0_04
NCP45492
SH_N3 13 NCP45492

PFM_FILTER_GND_FET

Sheet 54 of 59
R79 *0_04 9 GND_FET SH_P4 15

NCP45492 R71 475_1%_04 32 SH_O1 SH_N4 16


NCP45492 U812_VCC
ADC_IN_P 16
GND C355 15000p_50V_X7R_06 PFM_FILTER_SH_O1
ADC_IN_N 16
NCP45492

DGPU Power
1V8_AON 5VS GND 7 20 ADC_IN_P
R72 475_1%_04 SH_O2 DIFF_P R95 0_04 C372 47p_25V_NPO_02 GND
NCP45492 R80
ADC_IN_N
C353 15000p_50V_X7R_06 PFM_FILTER_SH_O2 DIFF_N 19 R94 0_04 C371 47p_25V_NPO_02 GND 10K_1%_04
NCP45492
R82 R90 NCP45492 10 SH_O3 NCP45492 NCP45492
PFM_PF_BSOK_R

Measurement
*10K_1%_04 1K_1%_04 BS_OK 30 NCP45492 NCP45492
NCP45492
C NCP45492 C
17 SH_O4 NC 8

NC
18
R78
NC
21 49.9K_1%_04
NCP45492

Vinafix.com
PFM_ADC_MUX_SEL_R 29 31
R81 0_04 MUX_SEL NC
16 GPIO22_OC_WARN*
PFM_ADC_FILTER_EN 28
R83 10K_1%_04 NCP45492

PFM_PF_BSOK_RC
EN
M-R0402
23 PFM_BG_REF_OUT
BG_REF_OUT R97 243K_1%_04
PFM_SKIP_R 25
NCP45492 SKIP
24 PFM_BS_REF
BS_REF NCP45492
R91 365K_1%_04
PFM_ADC_FILTER_MODE 26 22 PFM_CM_REF_IN
MODE CM_REF_IN R425
49 PFM_ADC_FILTER_EN
NCP45492 90.9K_1%_04
GND R87 R99 R96 C366 NCP45492
*10K_1%_04 680K_1%_04 10K_1%_04 *1000p_50V_X7R_04
NCP45492 GND 33 NCP45492 NCP45492 NCP45492

C
Q39
BTN3904 B
GND M-SOT23-CBE
GND NCP45492XMNTWG NCP45492

E
NCP45492 C368 C365 C369

1000p_50V_X7R_04

1000p_50V_X7R_04

1000p_50V_X7R_04
GND
GND

NCP45492 NCP45492
NCP45492
GND

B B

A A

10,12,13,14,15,16,17,19,55 1V8_AON ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/


21,23,25,33,37,38,39,40,41 5VS
Title
10,16,50,53,55
4,24,25,27,30,32,33,34,36,38,39,40,41,42,43,46,47,49,50,51,52,53,55
NV3V3
VDD3
[54] DGPU Power Measurement
52,53 PWR_SRC_NV_FB
Size Document Number Rev
50,51 PWR_SRC_NV
22,27,41,42,43,44,45,46,47,48,49 VIN A2 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 54 of 59


5 4 3 2 1

DGPU Power Measurement B - 55


Schematic Diagrams

1V8_RUN/AON, NV3V3
1 2 3 4 5 6 7 8

1.8VA 1.8VA
C770 C773 Rubband
U38 FA7601
10u_6.3V_X5R_06 10u_6.3V_X5R_06
2019/12/27
1 6

A
1V8_AON 1V8_AON
POWER 1V8

2A 13
2 IN1
IN1
IN2
IN2
7

8
POWER 1V8

2A
1V8_RUN
1V8_RUN
A
14 OUT1 OUT2 9
PR263 OUT1 OUT2
10K_04 12 10
CT1 CT2
17 1V8_AON_PWRGD Rubband

VBIAS
C760 C761

GND

GND
2019/12/26

EN1

EN2
POWER 1V8
100p_25V_NPO_02 330p_50V_X7R_04
POWER 1V8 POWER 1V8

15

11

5
B.Schematic Diagrams

R647 0_04 1V8_AON_ON 1V8_RUN_ON R645 0_04


17 NV_1V8AON_EN VDD3 NV_1V8RUN_EN 17,51
POWER 1V8 C778POWER 1V8 C779 C780 POWER 1V8
1u_6.3V_X5R_02
*0.1u_6.3V_X5R_02 POWER 1V8 *0.1u_6.3V_X5R_02
POWER 1V8 VDD3 1V8_RUN
Sheet 55 of 59 POWER 1V8

1V8_RUN/AON, B R227 R220 B

Only Main Source VDD3


NV3V3 U154 FA7601
POWER NV3V3
C804
POWER NV3V3 NV3V3
100K_04
POWER 1V8
10_06
POWER 1V8

1 6 0.1u_6.3V_X5R_02
IN1 IN2

3
Vinafix.com
2 7 D D
IN1 IN2
13
14 OUT1 OUT2
8
9
1A NV3V3
1V8_RUN_ON 2 G
S Q11A
5 G
S Q11B
MTDK3S6R

4
OUT1 OUT2 C805 MTDK3S6R
12 10 POWER NV3V3 NV3V3 POWER 1V8 POWER 1V8
CT1 CT2 0.1u_6.3V_X5R_02
VBIAS
GND

GND
EN1

EN2 C806
POWER NV3V3 R562 VDD3
3

15

11

*100p_25V_NPO_02 POWER NV3V3 VDD3 1V8_AON


*100_04
Rubband R593

6
C D Q53A *100K_04 C
VDD3 2020/02/24 POWER NV3V3 R217 R222
C807 G2
1u_6.3V_X5R_02 S *MTDK5S6R 100K_04 10_06

3
POWER NV3V3 POWER NV3V3D Q53B POWER 1V8 POWER 1V8

G5 NV3V3_ON

3
S *MTDK5S6R D D

4
R607 10K_04 NV3V3_ON POWER NV3V3
17 NV_NV3V3_EN 1V8_AON_ON
POWER NV3V3 2 G 5 G
S Q9A S Q9B
Rubband MTDK3S6R

4
*0.1u_6.3V_X5R_02 C757 MTDK3S6R
2019/12/19 POWER 1V8 POWER 1V8
POWER NV3V3

D D
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
22,35,37,41,42,44,47,52 5V Title
30,47 1.8VA [55] 1V8_RUN, 1V8_AON , NV3V3
4,24,25,27,30,32,33,34,36,38,39,40,41,42,43,46,47,49,50,51,52,53,54 VDD3
10,12,13,14,15,16,17,19,54 1V8_AON Size Document Number Rev
10,11,16,19
10,16,50,53,54
1V8_RUN
NV3V3
A4 N18P 6-71-NP500-D02 D02

Date: Monday, February 24, 2020 Sheet 55 of 59


1 2 3 4 5 6 7 8

B - 56 1V8_RUN/AON, NV3V3
Schematic Diagrams

Audio Board
5 4 3 2 1

1AR1 *0_04 4AR1 *0_04

6-71-NP508-D02 2AR1AUDIO *0_04


BOARD

3AR1AUDIO *0_04
BOARD
5AR1AUDIO *0_04
BOARD

6AR1AUDIO *0_04
BOARD


䶂 嶗2u

⭡㚱ㇻ ẞ 㰺 0.1u,1 0 2 4 j ac
k
y
AUDIO BOARD AUDIO BOARD

Ἕㆸ慵 䔲
USB2.0 CON AC18 22u_6.3V_X5R_06 AGND

AUDIO BOARD Connector A_USBVCC1


60 mil
AC17
AUDIO BOARD
0.1u_6.3V_X5R_02 AGND
AUDIO BOARD
AC19 22u_6.3V_X5R_06 AGND
D D
A_5V AUDIO BOARD AUDIO BOARD
AJ_AUD1 AJ_USB1
1 AUSB_PP8 10 1 AUSB_PP8_C 1
1 2 AUSB_PN8 9 2 AUSB_PN8_C V+ GND2
2 3 8 3 2 GND2 GND1
3 AUSB_PN9 AGND AGNDAUSB_PN9_C DATA_L GND1
4 7 4
4 5 AUSB_PP9 6 5 AUSB_PP9_C 3
5 6 DATA_H GND3
6 7 ESD73034D 4 AGND GND4
7 8 AUSB_PWR_EN# GND AGND
8 9 AUSB_PP8 AD2
9 10 AUSB_PN8 C147S3-10439-L
10 11 AGND AGND
11 AUSB3_RX8P AGND AUDIO BOARD
12
12 13 AUSB3_RX8N
13 14
14 AUSB3_TX8N AGND
15
15 16 AUSB3_TX8P
16
17
17
18 AUSB_PP9 AGND
USB3.0 CON AC15
AUDIO BOARD
22u_6.3V_X5R_06

B.Schematic Diagrams
18 AUSB_PN9 AUDIO BOARD ESD73034D AGND
19 60 mil AUDIO BOARD
19 20 AUSB3_TX8P AC12 0.1u_10V_X7R_04 AUSB3_TX8P_P 6 5 AUSB3_TX8_P_C AC14 22u_6.3V_X5R_06
20 ASLEEVE_CON AGND AUSB3_TX8N A_USBVCC1 AGND
21 AC13 0.1u_10V_X7R_04 AUSB3_TX8N_N 7 4 AUSB3_TX8_N_C
21 22 AHP_SENSE 8 3
AUDIO BOARD AGND AGND AUSB3_RX8_P_C
22 23 AMIC_SENSE AUSB3_RX8P 9 2
AUDIO BOARD
23 24 AUSB3_RX8N 10 1 AUSB3_RX8_N_C
24 AMIC1_L A_AUDG
25
25 26 AMIC1_R

Sheet 56 of 59
26 AD1 AJ_USB2
27 A_AUDG
27 28 AHEADPHONE_L_DEPOP
28 29 AHEADPHONE_R_DEPOP AUSB3_TX8_P_C 9 GND1
29 SSTX+ SHIELD

Standard-A
30 A_AUDG 1
30 AUSB3_TX8_N_C VBUS

Audio Board
8
C FP225H-030S10M AUSB_PN8_C 2 SSTX- GND3 C
1105A 4 D- SHIELD
PCB Footprint = fp225h-030gxxm
6-20-94K20-130 AUSB_PP8_C 3 GND GND4
AUSB3_RX8_P_C 6 D+ SHIELD
7 SSRX+
A_5V A_USBVCC1 AUSB3_RX8_N_C 5 GND_D GND2
AU1 SSRX- SHIELD
80 mil 80 mil
5 1
VIN VOUT AGND C18912-90939-L AGND
AC16 2 AC11 AUDIO BOARD
10u_6.3V_X5R_06 GND

Vinafix.com

0.1u_6.3V_X5R_02
AUDIO BOARD 4 3
EN# OC#
SY6288D20AAC
AUDIO BOARD AGND
AGND
AGND
AUSB_PWR_EN#
6-02-62882-9C0 AUDIO BOARD

AUDIO JACK A_AUDG


AR5 *10mil_short
Rubband AJ_MIC1
AUDIO BOARD
AUDIO BOARD
2019/12/16 1
AC5 *0.1u_10V_X7R_04 AUDIO BOARD
AUDIO BOARD AMIC1_L 1 AL2 2 FCM1005KF-121T03 AMIC1_IN_L 4
AC2 *0.1u_10V_X7R_04 ANC_MIC1 5
AUDIO BOARD AMIC_SENSE AUDIO BOARD AR1 *10mil_short 6
AC4 0.1u_10V_X7R_04 AMIC1_R 1AL1 2 FCM1005KF-121T03 AMIC1_IN_R 3
Headphone
AUDIO BOARD AUDIO BOARD 2
B B
AC1 0.1u_10V_X7R_04
L L L 2SJ3127-000111F
AC3 AC6
AGND A_AUDG
R R R

100p_50V_NPO_04

100p_50V_NPO_04
MIC IN

AUDIO BOARD

AUDIO BOARD
AH2 A_AUDG
2 4 M G
G
3 1 5 G M

MTH5_0D2_3
OMTP CTIA normal
AUDIO BOARD AC9 100p_50V_NPO_04
AUDIO BOARD
A_AUDG A_AUDG A_AUDG A_AUDG
W/O Plug W/ Plug ㍍ 㱽 (CTIA)
H25 A_AUDG AEMD3 1 2 15KV/0.2PF CESD0201UC5VB-M
2 4 MIC 7 AUDIO BOARD

3 1 5 GND 1 AUDIO BOARD AJ_HP_COMBO1


ASLEEVE_CON AL5 FCM1005KF-121T03 AINT_MIC_OUT_R 1
L 2 AUDIO BOARD
MTH7_0D2_8 Short Open AHEADPHONE_L_DEPOP AR3 82_04 AEARPHONE_L AL4 FCM1005KF-121T03 AEARPHONE_L_L 4
6 AUDIO BOARD AHP_DET 5
PCH X AHP_SENSE 6
AGND AGND 3 AHEADPHONE_R_DEPOP AR2 82_04 AEARPHONE_R AL3 FCM1005KF-121T03 AEARPHONE_R_R 3
R
Angus AUDIO BOARD AUDIO BOARD 2
Sense 4 AC7 AC8
2020/04/20 Open Short 2SJ3127-000111F
Rubband
100p_50V_NPO_04

100p_50V_NPO_04
For PCB GND 5 2019/12/16
AUDIO BOARD

AUDIO BOARD
6-71-NP508-D02 R=1.4 AR4
*10mil_short
AUDIO BOARD
HEADPHONE COMBO JACK
A A

Rubband BLACK
A_AUDG
EMI Require 2019/12/23

A_AUDG A_AUDG A_AUDG

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[56] AUDIO BOARD
Size Document Number Rev
Custom 6-71-NP508-D02 D02

Date: Monday, April 20, 2020 Sheet 56 of 59


5 4 3 2 1

Audio Board B - 57
Schematic Diagrams

LED Board

5 4 3 2 1

Ἕㆸ慵 䔲
1LR1 *0_04 4LR1 *0_04

6-71-NP504-D02 2LR1 *0_04 5LR1 *0_04

LED 3LR1

LED BOARD
*0_04 6LR1

LED BOARD
*0_04

LED BOARD LED BOARD


LED BOARD LED BOARD
D D

6-52-55001-021
Angus
2020/04/20 LD1

L_3.3VS
LR7 1K_04 A

RY-SP190YG34-5M
C L_LED_HDD#
HDD LED
LED BOARD
LED BOARD
B.Schematic Diagrams

Sheet 57 of 59 Angus
2020/04/20
6-52-55001-041
LD3 GREEN/YELLOW
LED Board LR4 2.7K_04 1
Y
2 L_GND

L_LED_BAT_FULL
L_LED_BAT_CHG
*ESD73034D

1
2
10
9
LR3
LED BOARD

2.7K_04 3
SG
4 L_GND
BAT LED LED BOARD
FP225H-016S10M
C 3 8 LED BOARD RY-SP195UHYUYG4 L_LED_HDD# 16 C
L_LED_PW R L_GND L_GND L_LED_BAT_FULL
4 7 LED BOARD 15
L_LED_ACIN 5 6 L_LED_BAT_CHG 14
LD5 L_LED_PW R

Vinafix.com
13
LR5 2.7K_04 1 2
GREEN/YELLOW L_LED_ACIN 12
LD4 L_GND L_LID_SW # 11
Y
LED BOARD

LR6
LED BOARD

2.7K_04 3
POWER ON LED
SG
4 L_GND
L_GND 10
9
8
7
LED BOARD RY-SP195UHYUYG4 6
LED BOARD 5
L_VDD3
4
3
2
1
L_3.3VS
LJ_LED1

L_VDD3 6-02-09249-LC0 OLD Value MH248-ALFA-ESO


6-02-00248-LC2
LR2 *100K_04 LH4 LH1 LH3 LH2
2 4 2 4 H4_5D2_4 H4_5D2_4
LID 50,70 LU1
1 2 L_LIDSW # LR1 L_LID_SW # 3 1 5 3 1 5
B VCC OUT B
GND

*10mil_short

2
LC2 LC1 LID 50,70 MTH6_0D2_3 MTH6_0D2_3
YB8251ST23 LD2 LED BOARD LED BOARD
3

LID 50,70 *100p_50V_NPO_04 *V15AVLC0402


0.1u_6.3V_X5R_02

LID 50,70 LID 50,70


L_GND L_GND
L_GND L_GND L_GND

1
L_GND L_GND L_GND LED BOARD LED BOARD

L_GND
LID 50,70 Rubband
2019/12/27

A A

ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/
Title
[57] LED BOARD
Size Document Number Rev
A3 6-71-NP504-D02 D02

Date: Monday, April 20, 2020 Sheet 57 of 59


5 4 3 2 1

B - 58 LED Board
Schematic Diagrams

Power Board
5 4 3 2 1

D
Ἕㆸ慵 䔲 D

1BR1 *0_04 4BR1 *0_04

POWER SW BOARD 6-71-NP50S-D02 2BR1

3BR1
*0_04

*0_04
5BR1

6BR1
*0_04

*0_04

B.Schematic Diagrams
NH50 POWER BOARD NH50 POWER BOARD
NH50 POWER BOARD NH50 POWER BOARD
NH50 POWER BOARD NH50 POWER BOARD

Sheet 58 of 59
POWER Power Board
C
BH_3.3VS
BUTTON BH_3.3VS C

POWER LED

Vinafix.com
BOTTOM Rubband
BR2
For N850 BR1 2019/12/16 390_06
BJ_SW1
6-53-31500-B41 390_06
BH_3.3VS BSW1 6-13-82001-2AB
1 T4BJB10BQR
2 1 2
6-13-82001-2AB NH50 POWER BOARD
3 BDGND
BPWRBTN# 3 4 BPWRBTN# NH50 POWER BOARD
4
FP226H-004S10M NH50 POWER BOARD PCBfootprint:

2
NH50 POWER BOARD TJE-53X-Q

A
2
BSW1 BD3

A
BDGND 5 BD1 BD4
15KV/0.2PF CESD0201UC5VB-M
1 2 15KV/0.2PF CESD0201UC5VB-M BD2
NH50 POWER BOARD
3 4
NH50 POWER BOARD
WHITE
6 WHITE

1
B B

C
RY-SP190DBW71-5A

C
Rubband RY-SP190DBW71-5A
6-52-57301-022
NH50 POWER BOARD
2019/12/16 6-52-57301-022
NH50 POWER BOARD
BDGND
BDGND

BH1 BH2 BH4 BH3


H3_0D2_4 H7_0B9_0D5_4 H7_0B9_0D5_4 H3_0D2_4

NH50 POWER BOARD NH50 POWER BOARD NH50 POWER BOARD NH50 POWER BOARD

BDGND BDGND BDGND BDGND

A
ᙔ!Ϻ!ႝ!တ!!DMFWP!DP/ A

Title
[58] POWER SW BOARD
Size Document Number Rev
A4 6-71-NP50S-D02 D02

Date: Monday, February 24, 2020 Sheet 58 of 59


5 4 3 2 1

Power Board B - 59
Schematic Diagrams

Power Sequence
5 4 3 2 1

NH50EA POWER ON SEQUENCE

VDD3

D SLP_SUS# D

3.3VA 500us

960us
1.8VA
PWR_BTN# 210.4ms

VDD1.05 1.92ms

110.4ms
RSMRST

DD_ON 29.6ms

440us
B.Schematic Diagrams

3.3V

VDD5 3.52ms

5V 3.52ms

SUSC# 300ms

1.224ms

Sheet 59 of 59
VDDQ

2.5V 1.744ms

11us

Power Sequence
1.05V_VCCST

SUSB# 40us
C C
3.38ms
VCCIO

3.3VS 640us

5VS 1ms

VCCIO_PWRGD 3.684ms

Vinafix.com
ALL_SYS_PWRGD 3.676ms

DDR_VTT_PG_CTRL 3.676ms

VTT_MEM 3.676ms

VCCST_PWRDG 3.683ms

VCORE_PG 5.416ms

PM_PCH_PWROK 5.416ms

VCCSA 5.456ms

1.05DX_VCCSTG 11.2us

VCCSFR_OC 1.184ms

116.8ms
SYS_PWROK
B B
PM_PWROK 116.8ms

PLT_RST# 118ms

H_PWRGD 94.4ms

VCORE 120.8ms

A A

啵 ⣑ 暣 儎 CLEVO
Title
[59] Power Sequencing
Size Document Number Rev
A3 001
6-7P-NP504-002
Date: Monday, February 24, 2020 Sheet 59 of 59
5 4 3 2 1

B - 60 Power Sequence

You might also like