Feb-2021 QP

You might also like

Download as pdf
Download as pdf
You are on page 1of 2
Save trees use e-Question Paper Go green DOWNLOAD THIS FREE AT www.viuresource.com Sonal USN | | 15CS72 Seventh Semester B.E. Degree Examination, Jan/Feb. 2021 Advanced Computer Architectures ‘Time: 3 hrs. Max. Marks: 80 4 ‘Note: Answer any FIVE full questions choosing ONE full question from i Module-1 41 a Deserbe witha neat diagram diferent shred memory multiprocessffredcsg St Marks) Eb, A400 Milz processor was used to execute program withthe follo‘Rpg instrion mix and q clock eyele counts: ui Tasco Type aon Cot a Tnleger Arithmetic! 480000 de Data Transfer 320000 2e [Floating Point 130000 | ay Control Transfer 30000 be Determine the efetve CP, MIPS rte an ex pris program. (@TMarky 28 24 a a. Bxplsin the diferent ypes of data Draw the dependence graph for the ah following code segment: as Sy: Load Ri, A MR, — Means A), a Se: Add Rs, Ri MR 3 Sy:MoveR,Rs Ried A Srisioe BRM y (os arts) ze b. Listthe different types of fic conneetfon networks and explain any three in detail i (8 Mar) EE ‘Modute-2 © 3 a. Dilfrenta ISC ARDRISC architecture. (06 Masks) Ha ° 8 Explainin dine erence and Locality propertcs, GoMeds) 3 H on 22 4 a. Explaimith ost diagram Hierarchical Memory Technology. (08 Masi) i b. Explain i sture of VLIW processor and its pipeline operation. (08 Marks) 63 Module-3 Fame atbiation? Deseribe central arbitration and distributed arbitration with relevant 3 (09 Masa) ain direct mapping esche orgenization. Menton its advantages and disadvantages, : (07 Marks) 4 oR 1of2 ty, RANCHES | ALL SEMESTERS | NOTES | QUESTON PAPERS | LAB MANUALS. A Vturesource Go Green initiative Save trees use e-Question Paper Go green DOWNLOAD THIS FREE AT 0 8: S Ss 1. Consider the followin, www.vturesource.com 15C872 tin table for a throe-stage pipeline, 2[3 4[s]6[7|8 xt 1x x x x XI 1x (i) What are the forbidden latencies and initial collision vector? (i). Draw the state transition diagram. e Gi) Listall simple cycles and greedy eyeles. (iv) Determine MAL. Explain the context switching polices. .. Explain synchronous message passing (v) Determine the pipeline throughput. Racks) List the different mechanisms for instruction pipelining. Explain anyf@ne in dail {06 Marks) Module-4 What is eache coherence problem? What are the different cajgas of catt@™inconsistencios? Explain n detail. (10 Marks) Explain store and forward routing and wormhole routing rf 10 Mppage routing. (6 Marks) oR Describe with relevant sketches three types of ¢ toca. (10 Marks) (08 Marks) (08 Marks) 20f2 BRANCHES | ALL SEMESTERS | NOTES | QUESTON PAPERS | LAB MANUALS A Vturesource Go Green initiative

You might also like