Download as docx, pdf, or txt
Download as docx, pdf, or txt
You are on page 1of 5

Gift University Gujranwala Electrical Engineering

BINARY COMPARATOR

EXPERIMENT NO. 09

Name Report Marks (5) Lab Performance Viva Marks Total


(10) (5) (20)

Digital Logic Design Page 1


Gift University Gujranwala Electrical Engineering

EXPERIMENT NO. 09

Lab Task

(08 Marks)

 Write Truth table. Show results on logisim. (02 Marks)


A1 A0 B1 B0 L E G
0 0 0 0 0 1 0
0 0 0 1 1 0 0
0 0 1 0 1 0 0
0 0 1 1 1 0 0
0 1 0 0 0 0 1
0 1 0 1 0 1 0
0 1 1 0 1 0 0
0 1 1 1 1 0 0
1 0 0 0 0 0 1
1 0 0 1 0 0 1
1 0 1 0 0 1 0
1 0 1 1 1 0 0
1 1 0 0 0 0 1
1 1 0 1 0 0 1
1 1 1 0 0 0 1
1 1 1 1 0 1 0

K-Maps for output: (02 Marks)

K-Map For L:
00 01 11 10
00 0 1 1 1
01 0 0 1 1
11 0 0 0 0
10 0 0 1 0
Digital Logic Design Page 5
Gift University Gujranwala Electrical Engineering

:K-Map For E
00 01 11 10
00 1 0 0 0
01 0 1 0 0
11 0 0 1 0
10 0 0 0 1

:K-Map For G
00 01 11 10
00 0 0 0 0
01 1 0 0 0
11 1 1 0 1
10 1 1 0 0

 Boolean expression of outputs (02 Marks)

L= A1’B1 + A0’B1B0 + A1’A0’B0


E= A1’A0’B1’B0’ + A1’A0B1’B0 + A1A0B1B0 + A1A0’B1B0’
G= A1B1’ + A1A0B0’ + A0B1’B0’

Digital Logic Design Page 6


Gift University Gujranwala Electrical Engineering

 Circuit Diagram (02 Marks)

Digital Logic Design Page 6


Gift University Gujranwala Electrical Engineering

Observations:

Digital Logic Design Page 7

You might also like