Download as pdf or txt
Download as pdf or txt
You are on page 1of 28

TE

A
M
H
A
D
I(V
U
)
TE
A
M
H
A
D
I(V
U
)
TE
A
M
H
A
D
I(V
U
)
TE
A
M
H
A
D
I(V
U
)
TE
A
M
H
A
D
I(V
U
)
TE
A
M
H
A
D
I(V
U
)
TE
A
M
H
A
D
I(V
U
)
TE
A
M
H
A
D
I(V
U
)
TE
A
M
H
A
D
I(V
U
)
TE
A
M
H
A
D
I(V
U
)
TE
A
M
H
A
D
I(V
U
)
TE
A
M
H
A
D
I(V
U
)
TE
A
M
H
A
D
I(V
U
)
TE
A
M
H
A
D
I(V
U
)
TE
A
M
H
A
D
I(V
U
)
TE
A
M
H
A
D
I(V
U
)
TE
A
M
H
A
D
I(V
U
)
TE
A
M
H
A
D
I(V
U
)
table 12.3

TE
A
M
H
A
D
I(V
U
)
TE
A
M
H
A
D
I(V
U
)
TE
A
M
H
A
D
I(V
U
)
)
U
I(V
D
A
H
a half adder contain two input bits (binary digits) and two output bits (sum and carry) .

M
A
TE
TE
A
M
H
A
D
I(V
U
)
pg. 141

TE
A
M
H
A
D
I(V
U
)
TE
A
M
H
A
D
I(V
U
)
on register

TE
A
M
H
A
D
I(V
U
)
lec 18

TE
A
M
H
A
D
I(V
U
)
TE
A
M
H
A
D
I(V
U
)

You might also like