Professional Documents
Culture Documents
At91sam7se512 Datasheet
At91sam7se512 Datasheet
2 SAM7SE512/256/32 Summary
6222GS–ATARM–6-Sep-11
SAM7SE512/256/32 Summary
1. Description
Atmel's SAM7SE Series is a member of its Smart ARM Microcontroller family based on the 32-
bit ARM7™ RISC processor and high-speed Flash memory.
• SAM7SE512 features a 512-Kbyte high-speed Flash and a 32 Kbyte SRAM.
• SAM7SE256 features a 256-Kbyte high-speed Flash and a 32 Kbyte SRAM.
• SAM7SE32 features a 32-Kbyte high-speed Flash and an 8 Kbyte SRAM.
It also embeds a large set of peripherals, including a USB 2.0 device, an External Bus Interface
(EBI), and a complete set of system functions minimizing the number of external components.
The EBI incorporates controllers for synchronous DRAM (SDRAM) and Static memories and
features specific circuitry facilitating the interface for NAND Flash, SmartMedia and
CompactFlash.
The device is an ideal migration path for 8/16-bit microcontroller users looking for additional per-
formance, extended memory and higher levels of system integration.
The embedded Flash memory can be programmed in-system via the JTAG-ICE interface or via
a parallel interface on a production programmer prior to mounting. Built-in lock bits and a secu-
rity bit protect the firmware from accidental overwrite and preserve its confidentiality.
The SAM7SE Series system controller includes a reset controller capable of managing the
power-on sequence of the microcontroller and the complete system. Correct device operation
can be monitored by a built-in brownout detector and a watchdog running off an integrated RC
oscillator.
By combining the ARM7TDMI processor with on-chip Flash and SRAM, and a wide range of
peripheral functions, including USART, SPI, External Bus Interface, Timer Counter, RTT and
Analog-to-Digital Converters on a monolithic chip, the SAM7SE512/256/32 is a powerful device
that provides a flexible, cost-effective solution to many embedded control applications.
3
6222GS–ATARM–6-Sep-11
2. Block Diagram
Figure 2-1. SAM7SE512/256/32 Block Diagram Signal Description
TDI ICE
TDO JTAG ARM7TDMI
TMS Processor
TCK
SCAN
JTAGSEL
1.8V VDDIN
Voltage GND
System Controller Regulator VDDOUT
TST
FIQ
Memory Controller VDDCORE
AIC
PIO
IRQ0-IRQ1 Embedded SRAM VDDIO
Address
Flash 32 Kbytes (SE512/256)
Controller Decoder or
DRXD PDC 8 Kbytes (SE32)
DTXD DBGU
PDC Abort Misalignment
Status Detection
PCK0-PCK2
Flash VDDFLASH
PLLRC PLL Memory Protection 512 Kbytes (SE512)
Unit 256 Kbytes (SE256) ERASE
XIN OSC PMC 32 Kbytes (SE32)
XOUT
RCOSC
Peripheral Bridge
VDDFLASH
BOD ROM
VDDCORE Reset Peripheral DMA
POR Controller Controller
VDDCORE PGMRDY
11 Channels PGMNVALID
Fast Flash PGMNOE
NRST Programming PGMCK
Interface PGMM0-PGMM3
PGMD0-PGMD15
PIT APB PGMNCMD
PGMEN0-PGMEN1
WDT
SAM-BA
RTT
PIOA PIOC
D[31:0]
A0/NBS0
PIOB EBI A1/NBS2
A[15:2], A[20:18]
A21/NANDALE
A22/REG/NANDCLE
A16/BA0
RXD0 PDC A17/BA1
TXD0
SCK0 USART0 NCS0
RTS0 CompactFlash NCS1/SDCS
CTS0 PDC NAND Flash NCS2/CFCS1
RXD1 PDC NCS3/NANDCS
TXD1 PIO NRD/CFOE
SCK1 NWR0/NWE/CFWE
RTS1 USART1 NWR1/NBS1/CFIOR
CTS1 SDRAM NBS3/CFIOW
DCD1 SDCKE
Controller RAS
DSR1
DTR1 CAS
RI1 PDC SDWE
NPCS0 PDC SDA10
NPCS1 CFRNW
NPCS2 SPI Static Memory NCS4/CFCS0
PIO
NPCS3 NCS5/CFCE1
MISO Controller NCS6/CFCE2
MOSI NCS7
SPCK PDC NANDOE
NANDWE
TCLK0 NWAIT
TCLK1
Timer Counter ECC
TCLK2 Controller SDCK
TIOA0 TC0
TIOB0
Transciever
ADTRG PDC
AD0 PWM0
AD1 PWM1
AD2
PWMC PWM2
AD3 PWM3
ADC PDC TF
PIO
AD4
AD5 TK
AD6 TD
SSC RD
AD7
RK
ADVREF PDC RF
TWI TWD
TWCK
4 SAM7SE512/256/32 Summary
6222GS–ATARM–6-Sep-11
SAM7SE512/256/32 Summary
3. Signal Description
5
6222GS–ATARM–6-Sep-11
Table 3-1. Signal Description List (Continued)
Active
Signal Name Function Type Level Comments
PIO
PA0 - PA31 Parallel IO Controller A I/O Pulled-up input at reset
PB0 - PB31 Parallel IO Controller B I/O Pulled-up input at reset
PC0 - PC23 Parallel IO Controller C I/O Pulled-up input at reset
USB Device Port
DDM USB Device Port Data - Analog
DDP USB Device Port Data + Analog
USART
SCK0 - SCK1 Serial Clock I/O
TXD0 - TXD1 Transmit Data I/O
RXD0 - RXD1 Receive Data Input
RTS0 - RTS1 Request To Send Output
CTS0 - CTS1 Clear To Send Input
DCD1 Data Carrier Detect Input
DTR1 Data Terminal Ready Output
DSR1 Data Set Ready Input
RI1 Ring Indicator Input
Synchronous Serial Controller
TD Transmit Data Output
RD Receive Data Input
TK Transmit Clock I/O
RK Receive Clock I/O
TF Transmit Frame Sync I/O
RF Receive Frame Sync I/O
Timer/Counter
TCLK0 - TCLK2 External Clock Inputs Input
TIOA0 - TIOA2 Timer Counter I/O Line A I/O
TIOB0 - TIOB2 Timer Counter I/O Line B I/O
PWM Controller
PWM0 - PWM3 PWM Channels Output
Serial Peripheral Interface
MISO Master In Slave Out I/O
MOSI Master Out Slave In I/O
SPCK SPI Serial Clock I/O
NPCS0 SPI Peripheral Chip Select 0 I/O Low
NPCS1-NPCS3 SPI Peripheral Chip Select 1 to 3 Output Low
6 SAM7SE512/256/32 Summary
6222GS–ATARM–6-Sep-11
SAM7SE512/256/32 Summary
7
6222GS–ATARM–6-Sep-11
Table 3-1. Signal Description List (Continued)
Active
Signal Name Function Type Level Comments
EBI for NAND Flash Support
NANDCS NAND Flash Chip Select Line Output Low
NANDOE NAND Flash Output Enable Output Low
NANDWE NAND Flash Write Enable Output Low
NANDCLE NAND Flash Command Line Enable Output Low
NANDALE NAND Flash Address Line Enable Output Low
SDRAM Controller
SDCK SDRAM Clock Output Tied low after reset
SDCKE SDRAM Clock Enable Output High
SDCS SDRAM Controller Chip Select Line Output Low
BA[1:0] Bank Select Output
SDWE SDRAM Write Enable Output Low
RAS - CAS Row and Column Signal Output Low
NBS[3:0] Byte Mask Signals Output Low
SDA10 SDRAM Address 10 Line Output
Note: 1. Refer to Section 6. “/O Lines Considerations” on page 15.
8 SAM7SE512/256/32 Summary
6222GS–ATARM–6-Sep-11
SAM7SE512/256/32 Summary
4. Package
The SAM7SE512/256/32 is available in:
• 20 x 14 mm 128-lead LQFP package with a 0.5 mm lead pitch.
• 10x 10 x 1.4 mm 144-ball LFBGA package with a 0.8 mm lead pitch
102 65
103 64
128 39
1 38
9
6222GS–ATARM–6-Sep-11
4.2 128-lead LQFP Pinout
10 SAM7SE512/256/32 Summary
6222GS–ATARM–6-Sep-11
SAM7SE512/256/32 Summary
12
11
10
9
8
7
6
5
4
3
2
1
A B C D E F G H J K L M
Ball A1
11
6222GS–ATARM–6-Sep-11
4.4 144-ball LFBGA Pinout
12 SAM7SE512/256/32 Summary
6222GS–ATARM–6-Sep-11
SAM7SE512/256/32 Summary
5. Power Considerations
13
6222GS–ATARM–6-Sep-11
• One external 2.2 µF (or 3.3 µF) X7R capacitor should be connected between VDDOUT and
GND.
Adequate input supply decoupling is mandatory for VDDIN in order to improve startup stability
and reduce source voltage drop. The input decoupling capacitor should be placed close to the
chip. For example, two capacitors can be used in parallel: 100 nF NPO and 4.7 µF X7R.
VDDFLASH
3.3V Voltage
Regulator
VDDOUT
VDDCORE
VDDPLL
14 SAM7SE512/256/32 Summary
6222GS–ATARM–6-Sep-11
SAM7SE512/256/32 Summary
6. /O Lines Considerations
15
6222GS–ATARM–6-Sep-11
6.5 SDCK Pin
The SDCK pin is dedicated to the SDRAM Clock and is an output-only without pull-up. Maximum
Output Frequency of this pad is 48 MHz at 3.0V and 25 MHz at 1.65V with a maximum load of
30 pF.
16 SAM7SE512/256/32 Summary
6222GS–ATARM–6-Sep-11
SAM7SE512/256/32 Summary
17
6222GS–ATARM–6-Sep-11
– Individually programmable size between 1K Byte and 1M Byte
– Individually programmable protection against write and/or user access
– Peripheral protection against write and/or user access
• Embedded Flash Controller
– Embedded Flash interface, up to three programmable wait states
– Prefetch buffer, buffering and anticipating the 16-bit requests, reducing the required
wait states
– Key-protected program, erase and lock/unlock sequencer
– Single command for erasing, programming and locking operations
– Interrupt generation in case of forbidden operation
18 SAM7SE512/256/32 Summary
6222GS–ATARM–6-Sep-11
SAM7SE512/256/32 Summary
19
6222GS–ATARM–6-Sep-11
7.8 Peripheral DMA Controller
• Handles data transfer between peripherals and memories
• Eleven channels
– Two for each USART
– Two for the Debug Unit
– Two for the Serial Synchronous Controller
– Two for the Serial Peripheral Interface
– One for the Analog-to-digital Converter
• Low bus arbitration overhead
– One Master Clock cycle needed for a transfer from memory to peripheral
– Two Master Clock cycles needed for a transfer from peripheral to memory
• Next Pointer management for reducing interrupt latency requirements
• Peripheral DMA Controller (PDC) priority is as follows (from the highest priority to the lowest):
Receive DBGU
Receive USART0
Receive USART1
Receive SSC
Receive ADC
Receive SPI
Transmit DBGU
Transmit USART0
Transmit USART1
Transmit SSC
Transmit SPI
20 SAM7SE512/256/32 Summary
6222GS–ATARM–6-Sep-11
SAM7SE512/256/32 Summary
8. Memories
• 512 Kbytes of Flash Memory (SAM7SE512)
– dual plane
– two contiguous banks of 1024 pages of 256 bytes
– Fast access time, 30 MHz single-cycle access in Worst Case conditions
– Page programming time: 6 ms, including page auto-erase
– Page programming without auto-erase: 3 ms
– Full chip erase time: 15 ms
– 10,000 write cycles, 10-year data retention capability
– 32 lock bits, each protecting 32 lock regions of 64 pages
– Protection Mode to secure contents of the Flash
• 256 Kbytes of Flash Memory (SAM7SE256)
– single plane
– one bank of 1024 pages of 256 bytes
– Fast access time, 30 MHz single-cycle access in Worst Case conditions
– Page programming time: 6 ms, including page auto-erase
– Page programming without auto-erase: 3 ms
– Full chip erase time: 15 ms
– 10,000 cycles, 10-year data retention capability
– 16 lock bits, each protecting 16 lock regions of 64 pages
– Protection Mode to secure contents of the Flash
• 32 Kbytes of Flash Memory (SAM7SE32)
– single plane
– one bank of 256 pages of 128 bytes
– Fast access time, 30 MHz single-cycle access in Worst Case conditions
– Page programming time: 6 ms, including page auto-erase
– Page programming without auto-erase: 3 ms
– Full chip erase time: 15 ms
– 10,000 cycles, 10-year data retention capability
– 8 lock bits, each protecting 8 lock regions of 32 pages
– Protection Mode to secure contents of the Flash
• 32 Kbytes of Fast SRAM (SAM7SE512/256)
– Single-cycle access at full speed
• 8 Kbytes of Fast SRAM (SAM7SE32)
– Single-cycle access at full speed
21
6222GS–ATARM–6-Sep-11
Figure 8-1. SAM7SE Memory Mapping
Address Memory Space Internal Memory Mapping Note:
(1) Can be ROM, Flash or SRAM
0x0000 0000
0x0000 0000 depending on GPNVM2 and REMAP
Boot Memory (1)
Internal Memories 256 MBytes Flash before Remap 1 MBytes
SRAM after Remap
0x0FFF FFFF 0x000F FFFF
0x1000 0000 0x0010 0000
EBI
1 MBytes
Chip Select 0 256 MBytes Internal Flash
SMC 0x001F FFFF
0x1FFF FFFF 0x0020 0000
0x2000 0000
EBI 1 MBytes
Internal SRAM
Chip Select 1/ 256 MBytes
0x002F FFFF
SMC or SDRAMC 0x0030 0000
0x2FFF FFFF
0x3000 0000 Internal ROM 1 MBytes
EBI
Chip Select 2 0x003F FFFF
256 MBytes 0x0040 0000
SMC
0x3FFF FFFF
0x4000 0000
EBI
Reserved 252 MBytes
Chip Select 3
256 MBytes
SMC/NANDFlash/
SmartMedia System Controller Mapping
0x4FFF FFFF
0x5000 0000 0x0FFF FFFF
EBI
0xFFFF F000
Chip Select 4
256 MBytes
SMC AIC 512 Bytes/128 registers
0x5FFF FFFF Compact Flash
0x6000 0000 EBI 0xFFFF F1FF
Chip Select 5 256 MBytes 0xFFFF F200
SMC
0x6FFF FFFF Compact Flash DBGU 512 Bytes/128 registers
0x7000 0000
EBI 0xFFFF F3FF
Chip Select 6 256 MBytes 0xFFFF F400
Peripheral Mapping
0x7FFF FFFF
0x8000 0000 0xF000 0000 PIOA 512 Bytes/128 registers
Reserved
EBI
256 MBytes 0xFFF9 FFFF 0xFFFF F5FF
Chip Select 7 0xFFFA 0000
TC0, TC1, TC2 16 Kbytes 0xFFFF F600
0x8FFF FFFF 0xFFFA 3FFF
0x9000 0000 0xFFFA 4000 PIOB 512 Bytes/128 registers
Reserved
0xFFFA FFFF
0xFFFB 0000 0xFFFF F7FF
UDP 16 Kbytes 0xFFFF F800
0xFFFB 3FFF
0xFFFB 4000
Reserved PIOC 512 Bytes/128 registers
0xFFFB 7FFF
0xFFFB 8000 0xFFFF F9FF
TWI 16 Kbytes
0xFFFB BFFF 0xFFFF FA00
0xFFFB C000
Reserved Reserved
0xFFFB FFFF
0xFFFC 0000 0xFFFF FBFF
USART0 16 Kbytes
0xFFFC 3FFF 0xFFFF FC00
6 x 256 MBytes 0xFFFC 4000 PMC 256 Bytes/64 registers
USART1 16 Kbytes
Undefined 1,536 MBytes 0xFFFC 7FFF 0xFFFF FCFF
(Abort) 0xFFFC 8000 0xFFFF FD00
Reserved RSTC 16 Bytes/4 registers
0xFFFC BFFF 0xFFFF FD0F
0xFFFC C000 PWMC 16 Kbytes Reserved
0xFFFC FFFF
0xFFFD 0000 0xFFFF FD20
Reserved RTT 16 Bytes/4 registers
0xFFFF FC2F
0xFFFD 3FFF
0xFFFD 4000 0xFFFF FD30
SSC 16 Kbytes PIT 16 Bytes/4 registers
0xFFFF FC3F
0xFFFD 7FFF 0xFFFF FD40
0xFFFD 8000 WDT 16 Bytes/4 registers
ADC 16 Kbytes 0xFFFF FD4F
0xFFFD BFFF
0xFFFD C000 Reserved
Reserved
0xFFFD FFFF 0xFFFF FD60
0xFFFE 0000 VREG 4 Bytes/1 register
SPI 16 Kbytes 0xFFFF FC6F
0xEFFF FFFF
0xFFFE 3FFF 0xFFFF FD70
0xF000 0000 0xFFFE 4000 Reserved
Reserved 0xFFFF FEFF
0xFFFF EFFF 0xFFFF FF00
Internal Peripherals 256 MBytes 0xFFFF F000 MC 256 Bytes/64 registers
SYSC
0xFFFF FFFF 0xFFFF FFFF
0xFFFF FFFF
22 SAM7SE512/256/32 Summary
6222GS–ATARM–6-Sep-11
SAM7SE512/256/32 Summary
A first level of address decoding is performed by the Memory Controller, i.e., by the implementa-
tion of the Advanced System Bus (ASB) with additional features.
Decoding splits the 4G bytes of address space into 16 areas of 256M bytes. The areas 1 to 8 are
directed to the EBI that associates these areas to the external chip selects NC0 to NCS7. The
area 0 is reserved for the addressing of the internal memories, and a second level of decoding
provides 1M byte of internal memory area. The area 15 is reserved for the peripherals and pro-
vides access to the Advanced Peripheral Bus (APB).
Other areas are unused and performing an access within them provides an abort to the master
requesting such an access.
23
6222GS–ATARM–6-Sep-11
Figure 8-2. Internal Memory Mapping with GPNVM Bit 2 = 0 (default)
0x0000 0000
ROM Before Remap
1 M Bytes
0x000F FFFF SRAM After Remap
0x0010 0000
Internal FLASH 1 M Bytes
0x001F FFFF
0x0020 0000
256M Bytes Internal SRAM 1 M Bytes
0x002F FFFF
0x0030 0000
Internal ROM 1 M Bytes
0x003F FFFF
0x0040 0000
252 M Bytes
Undefined Areas
(Abort)
0x0FFF FFFF
0x0000 0000
Flash Before Remap 1 M Bytes
0x000F FFFF SRAM After Remap
0x0010 0000
Internal FLASH 1 M Bytes
0x001F FFFF
0x0020 0000
256M Bytes Internal SRAM 1 M Bytes
0x002F FFFF
0x0030 0000
Internal ROM 1 M Bytes
0x003F FFFF
0x0040 0000
252 M Bytes
Undefined Areas
(Abort)
0x0FFF FFFF
24 SAM7SE512/256/32 Summary
6222GS–ATARM–6-Sep-11
SAM7SE512/256/32 Summary
The Flash benefits from the integration of a power reset cell and from the brownout detector.
This prevents code corruption during power supply changes, even in the worst conditions.
25
6222GS–ATARM–6-Sep-11
The security bit can only be enabled through the Command “Set Security Bit” of the EFC User
Interface. Disabling the security bit can only be achieved by asserting the ERASE pin at 1 and
after a full flash erase is performed. When the security bit is deactivated, all accesses to the
flash are permitted.
It is important to note that the assertion of the ERASE pin should always be longer than 200 ms.
As the ERASE pin integrates a permanent pull-down, it can be left unconnected during normal
operation. However, it is safer to connect it directly to GND for the final application.
26 SAM7SE512/256/32 Summary
6222GS–ATARM–6-Sep-11
SAM7SE512/256/32 Summary
27
6222GS–ATARM–6-Sep-11
9. System Controller
The System Controller manages all vital blocks of the microcontroller: interrupts, clocks, power,
time, debug and reset.
The System Controller peripherals are all mapped to the highest 4 Kbytes of address space,
between addresses 0xFFFF F000 and 0xFFFF FFFF.
Figure 9-1 on page 29 shows the System Controller Block Diagram.
Figure 8-1 on page 22 shows the mapping of the User Interface of the System Controller periph-
erals. Note that the Memory Controller configuration user interface is also mapped within this
address space.
28 SAM7SE512/256/32 Summary
6222GS–ATARM–6-Sep-11
SAM7SE512/256/32 Summary
nirq
irq0-irq1
Advanced nfiq
fiq
Interrupt
proc_nreset ARM7TDMI
periph_irq[2..18] Controller
PCK
int
pit_irq debug
rtt_irq
wdt_irq
dbgu_irq
pmc_irq power_on_reset
rstc_irq
force_ntrst
MCK dbgu_irq
periph_nreset
Debug
Unit force_ntrst
dbgu_rxd dbgu_txd
security_bit
MCK Periodic
debug Interval pit_irq
periph_nreset Timer
SLCK flash_poe
Real-Time rtt_irq
Embedded
periph_nreset Timer flash_wrdis Flash
cal
SLCK
debug Watchdog wdt_irq gpnvm[0..2]
idle Timer
proc_nreset
cal wdt_fault
gpnvm[0] gpnvm[1]
WDRPROC
MCK
en flash_wrdis bod_rst_en Memory
BOD proc_nreset Controller
power_on_reset
jtag_nreset Reset periph_nreset
Controller proc_nreset Voltage
POR flash_poe
Regulator standby
Mode Voltage
rstc_irq Controller Regulator
NRST
cal
SLCK
SLCK
RCOSC periph_clk[2..18] UDPCK
pck[0-3] periph_clk[11]
USB Device
XIN Power
OSC MAINCK periph_nreset Port
Management PCK
XOUT Controller UDPCK periph_irq[11]
MCK
usb_suspend
PLLRC PLL PLLCK
pmc_irq
int
periph_nreset idle
periph_clk[4..18]
usb_suspend
periph_nreset
Embedded
Peripherals
periph_nreset periph_irq{2-3]
periph_clk[2-3] irq0-irq1
periph_irq[4..18]
dbgu_rxd PIO fiq
Controller dbgu_txd
in
PA0-PA31
out
PB0-PB31 enable
PC0-PC29
29
6222GS–ATARM–6-Sep-11
9.1 Reset Controller
• Based on one power-on reset cell and a double brownout detector
• Status of the last reset, either Power-up Reset, Software Reset, User Reset, Watchdog
Reset, Brownout Reset
• Controls the internal resets and the NRST pin output
• Allows to shape a signal on the NRST line, guaranteeing that the length of the pulse meets
any requirement.
30 SAM7SE512/256/32 Summary
6222GS–ATARM–6-Sep-11
SAM7SE512/256/32 Summary
Clock Generator
XIN
Main Main Clock
Oscillator MAINCK
XOUT
Status Control
Power
Management
Controller
31
6222GS–ATARM–6-Sep-11
Figure 9-3. Power Management Controller Block Diagram
Processor PCK
Clock
Controller
int
Master Clock Controller
Idle Mode
SLCK
MAINCK Prescaler
/1,/2,/4,...,/64 MCK
PLLCK
Peripherals periph_clk[2..14]
Clock Controller
ON/OFF
SLCK
MAINCK Prescaler
pck[0..2]
PLLCK /1,/2,/4,...,/64
Divider
PLLCK UDPCK
/1,/2,/4
32 SAM7SE512/256/32 Summary
6222GS–ATARM–6-Sep-11
SAM7SE512/256/32 Summary
33
6222GS–ATARM–6-Sep-11
• Synchronous output, provides Set and Clear of several I/O lines in a single write
34 SAM7SE512/256/32 Summary
6222GS–ATARM–6-Sep-11
SAM7SE512/256/32 Summary
10. Peripherals
6 US0 USART 0
7 US1 USART 1
8 SSC Synchronous Serial Controller
12 TC0 Timer/Counter 0
13 TC1 Timer/Counter 1
14 TC2 Timer/Counter 2
(1)
15 ADC Analog-to Digital Converter
16-28 reserved
Note: 1. Setting SYSC and ADC bits in the clock set/clear registers of the PMC has no effect. The Sys-
tem Controller is continuously clocked. The ADC clock is automatically started for the first
conversion. In Sleep Mode the ADC clock is automatically stopped after each conversion.
35
6222GS–ATARM–6-Sep-11
10.3 Peripheral Multiplexing on PIO Lines
The SAM7SE512/256/32 features three PIO controllers, PIOA, PIOB and PIOC, that multiplex
the I/O lines of the peripheral set.
PIO Controller A and B control 32 lines; PIO Controller C controls 24 lines. Each line can be
assigned to one of two peripheral functions, A or B. Some of them can also be multiplexed with
the analog inputs of the ADC Controller.
Table 10-2 on page 37 defines how the I/O lines of the peripherals A and B or the analog inputs
are multiplexed on the PIO Controller A, B and C. The two columns “Function” and “Comments”
have been inserted for the user’s own comments; they may be used to track how pins are
defined in an application.
Note that some peripheral functions that are output only may be duplicated in the table.
At reset, all I/O lines are automatically configured as input with the programmable pull-up
enabled, so that the device is maintained in a static state as soon as a reset is detected.
36 SAM7SE512/256/32 Summary
6222GS–ATARM–6-Sep-11
SAM7SE512/256/32 Summary
37
6222GS–ATARM–6-Sep-11
10.5 PIO Controller B Multiplexing
38 SAM7SE512/256/32 Summary
6222GS–ATARM–6-Sep-11
SAM7SE512/256/32 Summary
39
6222GS–ATARM–6-Sep-11
– 8- to 16-bit programmable data length per chip select
– Programmable phase and polarity per chip select
– Programmable transfer delays per chip select, between consecutive transfers and
between clock and data
– Programmable delay between consecutive transfers
– Selectable mode fault detection
– Maximum frequency at up to Master Clock
10.9 USART
• Programmable Baud Rate Generator
• 5- to 9-bit full-duplex synchronous or asynchronous serial communications
– 1, 1.5 or 2 stop bits in Asynchronous Mode
– 1 or 2 stop bits in Synchronous Mode
– Parity generation and error detection
– Framing error detection, overrun error detection
– MSB or LSB first
– Optional break generation and detection
– By 8 or by 16 over-sampling receiver frequency
– Hardware handshaking RTS - CTS
– Modem Signals Management DTR-DSR-DCD-RI on USART1
– Receiver time-out and transmitter timeguard
– Multi-drop Mode with address generation and detection
• RS485 with driver control signal
• ISO7816, T = 0 or T = 1 Protocols for interfacing with smart cards
– NACK handling, error counter with repetition and iteration limit
• IrDA® modulation and demodulation
– Communication at up to 115.2 Kbps
• Test Modes
– Remote Loopback, Local Loopback, Automatic Echo
40 SAM7SE512/256/32 Summary
6222GS–ATARM–6-Sep-11
SAM7SE512/256/32 Summary
41
6222GS–ATARM–6-Sep-11
10.13 USB Device Port
• USB V2.0 full-speed compliant,12 Mbits per second.
• Embedded USB V2.0 full-speed transceiver
• Embedded 2688-byte dual-port RAM for endpoints
• Eight endpoints
– Endpoint 0: 64bytes
– Endpoint 1 and 2: 64 bytes ping-pong
– Endpoint 3: 64 bytes
– Endpoint 4 and 5: 512 bytes ping-pong
– Endpoint 6 and 7: 64 bytes ping-pong
– Ping-pong Mode (two memory banks) for Isochronous and bulk endpoints
• Suspend/resume logic
• Integrated Pull-up on DDP
42 SAM7SE512/256/32 Summary
6222GS–ATARM–6-Sep-11
SAM7SE512/256/32 Summary
43
6222GS–ATARM–6-Sep-11
Figure 11-2. 144-ball LFBGA Package Drawing
44 SAM7SE512/256/32 Summary
6222GS–ATARM–6-Sep-11
SAM7SE512/256/32 Summary
45
6222GS–ATARM–6-Sep-11
Revision History
Change
Request
Doc. Rev Comments Ref.
First issue
6222AS Revised Memories with condensed mapping.
#2709
Added Package Outlines and 144-ball LFBGA pin and ordering information.
6222BS Section 12. “Ordering Information” on page 45 ordering information code reference changed #3699
Section 6.1 ”JTAG Port Pins”, Section 6.3 ”Reset Pin”, Section 6.5 ”SDCK Pin”, removed statement: “not 5V #3826
tolerant”
Section 7.6 ”SDRAM Controller”, Mobile SDRAM controller added to SDRAMC features
INL and DNL updated in Section 10.14 ”Analog-to-Digital Converter” #4005
6222CS “Features” on page 2, Fully Static Operation; added, up to 55 MHz at 1.8V and 85°C worst case conditions #3924
Section 7.1 ”ARM7TDMI Processor”, Runs at up to 55 MHz, providing 0.9 MIPS/MHz (core supplied with 1.8V)
Section 7.8 ”Peripheral DMA Controller” PDC priority list added #3833
Section 7.5 ”Static Memory Controller”, Multiple device adaptability includes: compliant w/PSRAM in review
synchronous operations.
Figure 8-1 ”SAM7SE Memory Mapping” Compact Flash not shown w/EBI Chip Select 5. Compact Flash is 4804
shown with EBI Chip Select 2.
6222DS Section 8.1.2.1 ”Flash Overview”, updated AT91SAM7SE32 ...”reads as 8192 32-bit words.” 4512
Section 6. ”/O Lines Considerations”, “JTAG Port Pins”, “Test Pin”, “Reset Pin”, “ERASE Pin” descriptions 5062
updated
6222ES Section 10.11 ”Timer Counter”, .....the TC has two output compare and one input capture per channel. 4209
Features:
“Mode for General Purpose Two-wire UART Serial Communication” added to “Debug Unit (DBGU)”. 5846
Signal Description:
6222FS
Table 3-1, “Signal Description List”, AD0-AD3 and AD4-AD7 comments reversed. 5271
System Controller:
Figure 9-1 ”System Controller Block Diagram”, ‘periph_nreset’ changed into ‘power_on_reset’ for RTT. 5222
MRL B Ordering Codes added to Table 12-1, “Ordering Information” 7749
6222GS ‘Product Description’ changed to ‘AT91SAM ARM-based Flash MCU’ on the first page.
‘AT91SAM’ product prefix changed to ‘SAM’, except for Chip ID and ordering codes. rfo
46 SAM7SE512/256/32 Summary
6222GS–ATARM–6-Sep-11
Headquarters International
Atmel Corporation Atmel Asia Limited Atmel Munich GmbH Atmel Japan
2325 Orchard Parkway Unit 01-5 & 16, 19F Business Campus 9F, Tonetsu Shinkawa Bldg.
San Jose, CA 95131 BEA Tower, Millennium City 5 Parkring 4 1-24-8 Shinkawa
USA 418 Kwun Tong Road D-85748 Garching b. Munich Chuo-ku, Tokyo 104-0033
Tel: (+1) (408) 441-0311 Kwun Tong, Kowloon GERMANY JAPAN
Fax: (+1) (408) 487-2600 HONG KONG Tel: (+49) 89-31970-0 Tel: (81) 3-3523-3551
Tel: (+852) 2245-6100 Fax: (+49) 89-3194621 Fax: (81) 3-3523-7581
Fax: (+852) 2722-1369
Product Contact
Literature Requests
www.atmel.com/literature
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any
intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI-
TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY
WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-
TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT
OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no
representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifica-
tions and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically pro-
vided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted
for use as components in applications intended to support or sustain life.
© 2011 Atmel Corporation. All rights reserved. Atmel®, Atmel logo and combinations thereof, SAMBA ®, DataFlash ®and others are registered
trademarks or trademarks of Atmel Corporation or its subsidiaries. ARM ®, ARMPowered ®logo, Cortex ®, Thumb ®-2 and others are registered
trademarks or trademarks of ARM Ltd. Windows ® and others are registered trademarks or trademarks of Microsoft Corporation in the US and/or
other countries. Other terms and product names may be trademarks of others.
6222GS–ATARM–6-Sep-11