Professional Documents
Culture Documents
Lecture5 OpAmpCircuits Noise Linearity
Lecture5 OpAmpCircuits Noise Linearity
Lecture5 OpAmpCircuits Noise Linearity
Mixed-Signal Electronics
(Op)Amplifiers: Basic Characteristics & Circuits (cont‘d)
Noise
Agenda
• Q&A on Problems, last lecture & test (15’, before official start)
• Recap: PSRR (5'), (KCL)
• OpAmp CIRCUITS (30')
• NOISE
• Break
• LINEARITY
02.12.2023 2
SYSTEM TEST ENGINEERING
Power supply rejection is given by the ratio of a change in supply voltage to a change of the
differential input signal causing the same change at the output signal. PSR = ΔVDD/ΔvDin = G x ΔVDD/ΔvDout
PSRR = 20 log |ΔVDD/ΔVDin|
Translation: …. power supply rejection ratio
• You apply 100mV on the supply causing a 10mV output signal
• You apply 1mV on the input causing also a 10mV output (gain 10) 𝐴 (𝑉 =0)
𝑃𝑆𝑅𝑅 += 𝐴 (𝑉 =0) [Allen] 𝑣
𝑑𝑑
𝑑𝑑
𝑖𝑛
02.12.2023 4
L4_OpAMp_PSRR.asc with a real opAmp AD711
SYSTEM TEST ENGINEERING
5
SYSTEM TEST ENGINEERING
6
SYSTEM TEST ENGINEERING
OPERATIONAL AMPLIFIERS:
CHARACTERISTICS AND CIRCUITS
02.12.2023 7
SYSTEM TEST ENGINEERING
Digital
Sensor Amplifier out
Clock
SUT
02.12.2023 8
SYSTEM TEST ENGINEERING
02.12.2023 9
SYSTEM TEST ENGINEERING
02.12.2023 10
SYSTEM TEST ENGINEERING
Feedback in general
Si Se
+ A >> So
- Sfb
𝐴
𝑆𝑜 = ∙ 𝑆𝑖
1+𝐴∙𝐹
1
~ ∙ 𝑆𝑖
𝐹
𝐴
𝐴𝑐 =
02.12.2023 1+𝐴∙𝐹 11
SYSTEM TEST ENGINEERING
With these two characteristics in mind, one can easily analyze the
most important op-amp circuits by hand
02.12.2023 12
SYSTEM TEST ENGINEERING
Rin!
It eats current from the Iin In=0
driving source! Vpn=0
02.12.2023 14
SYSTEM TEST ENGINEERING
02.12.2023 15
SYSTEM TEST ENGINEERING
02.12.2023
SYSTEM TEST ENGINEERING
02.12.2023 17
SYSTEM TEST ENGINEERING
02.12.2023 18
SYSTEM TEST ENGINEERING
Generalized form:
02.12.2023 19
SYSTEM TEST ENGINEERING
02.12.2023 21
SYSTEM TEST ENGINEERING
• Gain:
• differential: 10 ^5 – 10^7
• common mode: 0.1 - 1
• Common Mode Rejection: 10^4 – 10^7
• Input offset voltage: 10 µV – few mV
• Input impedance: MΩ – TΩ (MOS)
• input current = 1pA – 100 nA
• Output impedance: few Ω
• Input and output voltage range: +- 14V
• Bandwidth: Hz - kHz
• Gain Bandwidth product: 1 MHz – 100 MHz
• Phase Margin: 60° (zero phase shift)
• Slew rate: 100s mV/µs – 1000 V/µs
• Noise: 1 nV / sqrt (Hz) – 25 nV / sqrt (Hz)
• PSSR: 100 dB
[Tietze Schenk 2008]
02.12.2023 22
SYSTEM TEST ENGINEERING
02.12.2023 23
SYSTEM TEST ENGINEERING
Further reading:
Some collections of circuits you can build with OpAmps on the web (TI,
National)
• https://www.ti.com/lit/an/snla140d/snla140d.pdf?ts=1636889910336
&ref_url=https%253A%252F%252Fwww.ti.com%252Fproduct%252FTL
V3501
• https://web.ece.ucsb.edu/Faculty/rodwell/Classes/ece2c/resources/an
-31.pdf
Some rectifier circuits based on OpAmps:
• https://www.site.uottawa.ca/~rhabash/ELG4135L8.pdf
Pls find this, and also M Horowitz' notes, on Moodle "misc material"
24
02.12.2023
SYSTEM TEST ENGINEERING
NOISE
02.12.2023 25
SYSTEM TEST ENGINEERING
Digital
Sensor Amplifier out
Clock
SUT
02.12.2023 26
SYSTEM TEST ENGINEERING
Noise
02.12.2023 27
SYSTEM TEST ENGINEERING
• The PDF can be used to calculate the probability that a random variable x lies
in the range [x1, x2]:
𝑥
• 𝑃 𝑥2 ≤ 𝑥 ≤ 𝑥2 = 𝑥2 𝑓𝑋 𝑥 𝑑𝑥
1
How to determine the PDF (it is not one universal function… can be gaussian, flat, bimodal)
• Sample a large number of values
• Put them into small bins
• Bin height is number of occurrence
• Normalize (to total area = 1, or 100%)
02.12.2023 29
SYSTEM TEST ENGINEERING
fX(x)
+- 6sigma = 99.999998%
(5 x 9 after the comma)
02.12.2023 30
SYSTEM TEST ENGINEERING
02.12.2023 31
SYSTEM TEST ENGINEERING
Adding PDFs
Most noise signals are zero mean, so we only need to look at the
standard deviation
Adding noise:
02.12.2023 32
SYSTEM TEST ENGINEERING
Spectral density of a random signal shows how much power the signal carries in a unit
bandwidth around frequency f.
Unit is W/Hz, V²/Hz, V/sqrt(Hz) (often also written V/rtHz)
So, it can be also dB/Hz. Often in diagrams!
If interested in the total power in a certain frequency range: integrate over that range
(and you get e.g. Vrms)
02.12.2023 34
SYSTEM TEST ENGINEERING
Noise Sources
Thermal Noise
• is generated by thermal movement of charge carriers in a conductor
• its amplitude distribution is Gaussian with zero mean
• The power spectral density is
02.12.2023 35
SYSTEM TEST ENGINEERING
Noise Sources
Flicker Noise (1/f – noise)
is present in all active and many passive devices
exact mechanisms causing it still unclear (impurities in channel,
defects in oxides)
it is usually related to DC current and it is Gaussian distributed
The power spectral density is proportional to 1/f
Typically characterized by the corner frequency fc, at which higher
frequency flat band noise starts dominating over 1/f noise.
MOS transistor:
W… gate width
L… gate length
Cox… oxide capacitance per um2
02.12.2023 K… flicker noise coefficient 36
SYSTEM TEST ENGINEERING
Noise Sources
Shot Noise
Due to random fluctuation in current, since current is a flow of
discrete charges.
Follows a poisson distribution: noise is sqrt(number of electrons)
Typically small compared to thermal and 1/f noise
Is temperature and frequency independent (therefore it might
become dominant at high frequencies and low temperatures)
white up to 1/tt (~ GHz – THz) tt is time it takes electron to pass
through conductor/junction
power spectral density is proportional to current: inrms²= 2eI
02.12.2023 37
SYSTEM TEST ENGINEERING
open
One simple reason: you change the gain of the amplifier → output noise
changes, but input related noise stays constant! That's quite useful!!
Another practical aspect: you can relate that noise (or offset) to the noise
/ the signal that comes into your amplifier, (and then you add it up and
amplify noiseless… in the calculation)
02.12.2023 39
SYSTEM TEST ENGINEERING
02.12.2023 40
SYSTEM TEST ENGINEERING
Vn,in Vn,out
Noise Figure GV
Single Stage VS,in
GV = Voltage gain
2
𝑉𝑆,𝑖𝑛
2 2 2
𝑆𝑁𝑅𝐼𝑁 𝑉𝑛,𝑖𝑛 𝑉𝑆,𝑖𝑛 2
∙ 𝑉𝑛,𝑜𝑢𝑡 + 𝐺𝑉2 ∙ 𝑉𝑛,𝑖𝑛
𝐹= = =
𝑆𝑁𝑅𝑜𝑢𝑡 𝐺𝑉2 ∙ 𝑉𝑆,𝑖𝑛
2
𝐺𝑉2 ∙ 𝑉𝑆,𝑖𝑛
2 2
∙ 𝑉𝑛,𝑖𝑛
2
𝑉𝑛,𝑜𝑢𝑡 + 𝐺𝑉2 ∙ 𝑉𝑛,𝑖𝑛
2
2
𝑉𝑛,𝑜𝑢𝑡
= 2 ∙𝑉 2 +1
𝐺𝑉 𝑛,𝑖𝑛 NF is a function of the impedance of the signal source.
In RF, there is much talk (and work) about the “noise match”:
careful choice of the source impedance to minimize overall
02.12.2023 noise 41
SYSTEM TEST ENGINEERING
2 2 2 2 2 2 2
𝑉𝑜𝑢𝑡 = 𝑉𝑛2,𝑜𝑢𝑡 + 𝐺𝑉2 ∙ 𝑉𝑛1,𝑜𝑢𝑡 + 𝐺𝑉1 ∙ 𝐺𝑉2 ∙ 𝑉𝑛,𝑖𝑛
2
𝑉𝑆,𝑖𝑛
2
𝑆𝑁𝑅𝐼𝑁 𝑉𝑛,𝑖𝑛
𝐹= = 2 2 2
𝑆𝑁𝑅𝑜𝑢𝑡 𝐺𝑉1 ∙ 𝐺𝑉2 ∙ 𝑉𝑆,𝑖𝑛
2 2 2 2 2 2
𝑉𝑛2,𝑜𝑢𝑡 + 𝐺𝑉2 ∙ 𝑉𝑛1,𝑜𝑢𝑡 + 𝐺𝑉1 ∙ 𝐺𝑉2 ∙ 𝑉𝑛,𝑖𝑛
2
𝑉𝑛1,𝑜𝑢𝑡 2
𝑉𝑛2,𝑜𝑢𝑡
=1+ 2 ∙𝑉 2 + 2 ∙𝐺 2 ∙𝑉 2
𝐺𝑉1 𝑛,𝑖𝑛 𝐺𝑉1 𝑉2 𝑛,𝑖𝑛
F1 F2-1
𝐹2 − 1
= 𝐹1 + 2
02.12.2023
𝐺𝑉1 43
SYSTEM TEST ENGINEERING
𝐹2 − 1 𝐹𝑛 − 1
𝐹𝑡𝑜𝑡𝑎𝑙 = 𝐹1 + 2 + ⋯+ 2 2
𝐺𝑉1 𝐺𝑉1 × ⋯ × 𝐺𝑉𝑛−1
02.12.2023 44
SYSTEM TEST ENGINEERING
02.12.2023 45
SYSTEM TEST ENGINEERING
02.12.2023 46
SYSTEM TEST ENGINEERING
Anecdotic
by venerable Tom
Lee [Lee 2004]
02.12.2023 47
SYSTEM TEST ENGINEERING
References
02.12.2023 48
SYSTEM TEST ENGINEERING
Linearity
02.12.2023
SYSTEM TEST ENGINEERING
Digital
Sensor Amplifier out
Clock
SUT
02.12.2023 50
SYSTEM TEST ENGINEERING
Linearity
x1(t) → y1(t)
x2(t) → y2(t)
ax1(t) + bx2(t) → ay1(t) + by2(t)
Non-Linearity
For small signals, analog circuits can be very well approximated with
linear models (see e.g. „small signal gain of amplifier“), but for
larger signals the behavior typically becomes non-linear.
[Razavi 2014]
02.12.2023 52
SYSTEM TEST ENGINEERING
Non-Linearity
0.5
COMMON MODE. 1
• Hence, 2nd harmonic (and 4th and 6th … all even) are 0.5
ignored in differential inputs. (DC too, btw)
0
• Same is largely valid for the output. It can take huge input signals at a 0 100 200 300 400
differential input, before an output generates a 2H (visible single ended), -0.5
and even that should be removed by the next differential input.
The 3H will develop already at much lower input amplitudes. -1
Over the long way, the different stray fields (magnetic induction, capacitive coupling) add incredible amounts of noise on top of the actual
(small) signal. The useful signal disappears totally in the noise.
I am unprecise here, because this disturbance isn’t noise in the narrow sense (coming a statistical natural process). It’s disturbances coming
from other sources and processes, which to us as users are as nasty as noise. And if it’s only constant 50Hz from the 220V net, it is nasty
still!
The same happens often in much smaller environments (eg a tester, with 1000s of signals, many of them high frequent digital) or even a
single PCB or within a chip of few mm.
Although science says “you cannot eliminate noise”, (remember, it’s actually not really noise) there is a small trick: if you take another line in
parallel to your signal line and connect it on the sensor end to the “reference” point of your sensor (often ground), then this refernce line
will go in parallel and close vicinity to the signal, and will suffer probably the same influence of environment noise and will carry the same
noise as the signal line. Is this an advantage to have “noise” plus signal on one line, and “noise” only on the other line?
YES if you can subtract voltages (and we can, since lecture 4!). The disturbances on both lines should be the same, so subtracting them
would lead to zero ☺. What should remain is the wanted sensor signal.
This works if and because the disturbances are the same on both lines, we say “strongly correlated”
What I described here is actually “pseudo-differential” signaling: one line carries the signal, the other the reference.
True differential signaling would be where one line carries the positive signal, and the other one the inverted signal.
That’s why differential signaling is very widespread: from stage audio for microphones to 0.5mm on-chip signaling between two blocks.
One more practical hint: twisting the cables hugely further reduces magnetic inductive coupling into your precious signal pair!
look up eg https://en.wikipedia.org/wiki/Twisted_pair etc etc.
02.12.2023 56
SYSTEM TEST ENGINEERING
This is a differential
amplifier (“diffstage”).
That’s usually approx. the
input of an opAmp. Same stage with Vip=Vin= 6V. Common source @ 5.5V
Imagine Vip=Vin= 2V. The current in the tail source will / should be still the
Assume Vth= 0.5V same 10mA
the common source point The 2 transistors still have same Vgs so they will still
will be @ 1.5V share the 10mA like brothers and have each 5mA.
The current through each Like before, the I*R drop on the load resistors will be
transistor will be identical: 5mA*10k = 5V
same Vgs→ same Id = 5mA, And, like before, the output voltage is the same 15V on
half of the 10mA tail both sides!
current source.
The current through the 2 What happened? We increased the input voltage from 2V to
load resistors on top are 6V and the output is still the same?
also the same 5mA, hence This is precisely what we want, because this amplifier should
the I*R drop will be 5V on be deaf to common mode if the tail current source is good.
both sides
02.12.2023 The output voltages Vop
How good it is, is basically described by CMRR, the common 57
Von will be both 15V mode rejection ratio.
SYSTEM TEST ENGINEERING
Example:
single tone signal through non-linear system
System: y(t) ≈ α1x(t) + α2x²(t) + α3x³(t)
02.12.2023
[Razavi 2014] 58
SYSTEM TEST ENGINEERING
Example:
single tone signal through non-linear system
V Input …. “x(t)”
Output … “y(t)”
DC
t
x(t) = A cos(ωt)
02.12.2023
y(t) = α2 A²/2 + (α1 A + 3/4 α3 A³) cos(ωt) + α2 A²/2 cos(2ωt) + α3 A³/4 cos(3ωt)
SYSTEM TEST ENGINEERING
Gain Compression
Small signal gain = α1
describes the gain of a system well if:
α1 A >> 3/4 α3 A³ and α1 A >> α2 A²/2
A-1dB
Mainly used in RF – circuits (Power Amplifiers)
Defined as input signal level that causes the small signal gain to
drop by 1dB
If plotted on a log log scale as function of input level, the output
falls by 1 dB at the 1-dB compression point. A 1H
out
[dB]
1 dB
20 log |α1 + 3/4 α3 A²-1dB| = 20 log |α 1| - 1 dB
02.12.2023 62
SYSTEM TEST ENGINEERING
Intermediate summary
02.12.2023 63
SYSTEM TEST ENGINEERING
x(t) = A cos(ωt)
y(t) ≈ α1x(t) + α3x³(t) assuming α2 = 0 (differential amplifier)
z(t) ≈ β1y(t) + β3y³(t)
(a+b)³ = a³+ 3a²b + 3ab² + b³
z(t) ≈ β1(α1x(t) + α3x³(t)) + β3(α1x(t) + α3x³(t))³
assuming α3 << α1
z(t) ≈ β1(α1x(t) + α3x³(t)) + β3 (α1³x³(t) + 3α1²α3x5(t) + 3α1α3²x7(t) +α3³x9(t))
02.12.2023 64
SYSTEM TEST ENGINEERING
1 1 𝛼3 𝛽1 𝛼13 𝛽3 1 𝛼3 1 𝛽3
≈ + ≈ + 𝛼12
𝐴2−1𝑑𝐵 0.145 𝛼1 𝛽1 𝛼1 𝛽1 0.145 𝛼1 0.145 𝛽1
The linear gain of the first stage
1 1 𝛼12 drives the signal at 2nd stage
≈ +
𝐴2−1𝑑𝐵 𝐴2−1𝑑𝐵,𝛼 𝐴2−1𝑑𝐵,𝛽 closer to compression limits
→ Linearity of later stage dominates, since its 1dB compression point is scaled
down by gain of preceeding stage(s) (unlike noise)
02.12.2023
1/A²-1dB ≈ 1/A²-1dB,α + α1² /A²-1dB,β + α1² β1² /A²-1dB,γ+ … 65
SYSTEM TEST ENGINEERING
02.12.2023 66
SYSTEM TEST ENGINEERING
Simply remember:
𝐹2 − 1
For noise, the first stage dominates. 𝐹𝑡𝑜𝑡 = 𝐹1 + 2
𝐺𝑉1
1 1 𝛼12
For linearity, the last stage dominates. ≈ +
𝐴2−1𝑑𝐵 𝐴2−1𝑑𝐵,𝛼 𝐴2−1𝑑𝐵,𝛽
(you could also say “the earlier stages…” and “the later stages”)
02.12.2023 67
SYSTEM TEST ENGINEERING
is defined as the ratio of the equivalent root mean square (RMS) voltage of all the harmonic
frequencies over the RMS voltage of the fundamental frequency:
02.12.2023 68
SYSTEM TEST ENGINEERING
Back-up
69
SYSTEM TEST ENGINEERING
70
SYSTEM TEST ENGINEERING
02.12.2023 72