CALD Example Questions

You might also like

Download as pdf or txt
Download as pdf or txt
You are on page 1of 4

BAHRIA UNIVERSITY, (Karachi Campus)

Department of Software Engineering


Open Ended Lab - II
Semester Fall 2023

Course Title: Computer Architecture & Logic Design Lab Course Code: CEL 220
Course Instructor: Engr. Ramsha Mashood Class: BSE-3(B)
Lab Instructor: Engr. Noor us Sabah Name:_______________
Max. Marks: 06 Marks Reg no:______________
Time: 1 hour Date: 4th January, 2024__

NOTE:
 Try to submit the tasks on LMS in given Time.
 Make folder containing separate Multisim Design files for each task.
 Each Design file name should be in the given format:
[Task No.]_[Enrollment]_[Class & Section] (i.e., Task 01_02-131192-038_BSE 3B)

TASK # 01: (CLO4, Marks: 03)

In a highly restricted technological environment, you're mandated to engineer a 2-bit adder using
logic gates (AND, OR, NOT etc.), facing extreme limitations in gate count and physical space due
to stringent hardware constraints. The task demands precise binary addition of two 2-bit numbers
(A and B) with meticulous carry propagation for higher-order bits.

However, there's an added complexity: the circuit design must operate in an environment with
heightened electromagnetic interference, necessitating sophisticated noise-resistant mechanisms
within the logic gates to maintain accurate computation. Your design must also comply with
stringent power consumption limits, restricting the number of gate interactions to ensure efficient
operation while mitigating thermal issues. This multifaceted challenge demands not only accuracy
in binary addition but also resilience against external interference and optimal energy efficiency
within the confined hardware constraints.
SOLUTION:

VCC
5V
VCC

0
B1 A1
B0 A0

Sum1 Key = Space Key = Space


Key = Space Key = Space

U12 2.5 V
5
2
17
XOR2 U11 Sum2
11
U3 2.5 V
XOR2 1
U6 4
3
9 XOR2 U4
U5
AND2 12 Carry
7 U2
U1 10 OR2 XOR2
6 U8
AND2 2.5 V
13
AND2
U7 8 OR2

AND2
TASK # 02: (CLO4, Marks: 03)

Within a classified communication setup, your task is to create an encoding mechanism discreetly
translating four command words: "NO," "YES," "GO," and "STOP", into specific numeric
representations. These numeric outputs serve as covert triggers for designated operations within a
secure network, ensuring confidentiality without disclosing the actual commands exchanged.
Precision and consistency are paramount; the design, crafted using basic logic gates (AND, OR,
NOT, etc.), must reliably convert each input word to its corresponding numerical value,
guaranteeing error-free encoding while maintaining computational efficiency. The objective is to
engineer an inconspicuous encoder circuit facilitating seamless translation of the specified words
into their numeric equivalents, preserving secrecy and accuracy within this highly confidential
communication network.

Word-to-Number Translation Table:

Commands NO YES GO STOP

Encoded
0 1 4 2
Numbers

TRUTH TABEL:

NO YES GO STOP A0 A1 A2

1 0 0 0 0 0 0

0 1 0 0 1 0 0

0 0 1 0 0 0 1

0 0 0 1 0 1 0

A0 = NO’ YES GO’ STOP’


A1 = NO’ YES’ GO’ STOP
A2 = NO’ YES’ GO STOP’
CIRCUIT DIAGRAM:

VCC
0
VCC
No Yes Go Stop
5V

Key = Space Key = Space Key = Space Key = Space


7

A0

5 U5 2.5 V
1
2 11
4
6
AND4 A1

U6 2.5 V
8
17
3
AND4 A2

U7 2.5 V
9

AND4

G😊☹️D LUCK

You might also like