Professional Documents
Culture Documents
13 DAC & CMOS Implementation of Logics - DPP-13 (Lec-14)
13 DAC & CMOS Implementation of Logics - DPP-13 (Lec-14)
13 DAC & CMOS Implementation of Logics - DPP-13 (Lec-14)
1. Which of the following is FALSE for a CMOS 4. The DAC produces analog output corresponding to
Transmission Gate? digital signal in
(a) It has one NMOS and one PMOS connected in off set switch
0
Parallel + S2 –
0.5V 0.5V
(b) Control Input is connected to gate of NMOS and – +
5.
A off set switch
0
+ S2 –
0.5V 0.5V
– +
B Roff = R/7
1 R
S0 R
–
0 +
(a) AND (b) OR 1 S1 R/2 V0
(c) NAND (d) NOR 0
1 S2 R/4
– 0
3. What is the minimum number of CMOS required for V(1) = 0.5V
+
V(0) = 0.5 V
constructing a two input NOR logic gate? + –
x y
T1
Answer Key
1. (c)
2. (c)
3. (4)
4. (a)
5. (a)
6. (b)
For more questions, kindly visit the library section: Link for app: https://physicswallah.live/tabs/tabs/library-tab
For more questions, kindly visit the library section: Link for web: https://links.physicswallah.live/vyJw