UNIT 1-Tutorial 1

You might also like

Download as pdf or txt
Download as pdf or txt
You are on page 1of 1

Vel Tech Rangarajan Dr.

Sagunthala R&D Institute of Science and Technology


(Deemed to be University Estd. u/s 3 of UGC Act, 1956)
Avadi, Chennai-600062, Tamil Nadu, India Ver1.0

School of Computing

B.Tech. Computer Science and Engineering

TUTORIAL SHEET

Programme B.Tech.(CSE)
Academic Year 2023-2024 Year: III Semester:WS23-24
Course code/Name 10211CS107/Compiler Design
Date: Hour: 3 Slot: S4+T8
Names of faculty Mr. Sankar Ganesh. K
This tutorial is
Corresponding to UNIT -1

Task 1/Question 1
Related Course
Outcomes (✓):

CO1 Interpret the Illustrate the output of each phases of compilation for the input a=
different phases of (b+c)*(b+c)*2.
compilation with
compile time error
handling and design
the lexical analyzer
for a language.
Task 2/Question 2
Related Course
Outcomes (✓):

CO1 Interpret the Demonstrate the output of each phase of compilation for the input
different phases of s=p*n*r/100.
compilation with
compile time error
handling and design
the lexical analyzer
for a language.

Signatures
Faculty 1:
Program Coordinator
Faculty 2:

You might also like