Professional Documents
Culture Documents
Research Paper 2
Research Paper 2
Figure 12 illustrates the relationship between the drain Fig.14- Variations of transconductance (gm/Id)with
current(Id) and the presence of bio-molecules within the respect to the gate to source voltage(Vgs) with Protein,
cavity, as indicated by the voltage applied to the gate (Vgs). Keratin as biomolecules and air without biomolecules.
Notably, the graph displays a more distinct variation in drain
current for protein and keratin, which can be attributed to Figure 14 illustrates how the transconductance
the changes in the effective capacitance across the gate and
channel caused by an increase in the dielectric thickness efficiency(gm/Id) varies with Vgs when protein, keratin is
used as biomolecules and air is without biomolecules. The
transconductance efficiency is influenced by the changes in
the surface potential induced by the binding of biomolecules
to the gate surface. As the biomolecules bind to the gate
surface, they modify the charge density and the effective
thickness of the oxide layer, which can alter the device's
electrical characteristics. This effect can be reflected in the
variation of the gm/Id ratio with respect to Vgs.
Therefore, in general, it is possible to observe different
transconductance efficiency values for keratin, protein, and
air, depending on the specific conditions and the design of
the biosensor.
The sensitivity of biosensors in terms of change of drain
current:
…………….(1)
……..(2)
V Conclusion: 13. Sharma RK, Gupta M, Gupta RS (2011) TCAD Assessment of Device
Design Technologies for Enhanced Performance of Nanoscale DG
MOSFET. IEEE Trans Electron Devices 58:2936–2943.
The features of a Gate Stack DGMOSFET-based Biosensor
are examined in this research for diverse biomolecules at 14. Bohuslavskyi H, Barraud S, Cass´e M, Barrai V, Bertrand B, Hutin L, et
various temperatures. The analysis is conducted in both low al. 28 nm Fully depleted SOI technology: cryogenic control electronics for
and high temperatures. The device performance has been quantum computing. In: Proceedings of the Silicon Nanoelectronics
Workshop (SNW), Kyoto, Japan, 4–5 June 2017. p. 143–4.
analyzed which indicates that the performance parameters
like drain current, transconductance, and transconductance 15. Jimenez D, Iniguez B, Sune J, Marsal LF, Pallares J, Roig J, et al.
generation factor increase with a decrease in temperature Continuous Analytic I-V Model for Surrounding-Gate MOSFETs. IEEE
and vice versa. The sensitivity parameters of the device are Electron Device Lett 2004;25(8):571–3.
also increasing with an increase in temperature and 16. Jena B, Pradhan KP, Dash S, Mishra GP, Sahu PK, Mohapatra SK.
decreasing at low temperatures. The device has higher Performance analysis of undoped cylindrical gate all around (GAA)
sensitivity at lower temperatures as the device conducts at MOSFET at the subthreshold regime. Adv Nat Sci: Nanosci Nanotechnol
lower gate voltage due to gate stack technology and 2015;6:035010–3.
subthreshold slope. The results obtained provide an 17. Jena B, Dash S, Mishra GP. Electrostatic performance improvement of
understanding of the potential of this MOSFET-based dual material cylindrical gate MOSFET using work-function modulation
biosensor to function under various circumstances and technique. Superlattices Microstruct 2016;97:212–20.
deliver advanced results in the future. 18. Ramkrishna BS, Jena B, Dash S, Mishra GP. Investigation of
electrostatic performance for a conical surrounding gate MOSFET with
linearly modulated work function. Superlattices Microstruct 2017;101:152–
VII References: 9.
1. T. Joshi, Y. Singh and B. Singh, "Extended-Source Double-Gate Tunnel
FET With Improved DC and Analog/RF Performance," in IEEE 19. Swain SK, Das SK, Biswal SM, Adak S, Nanda U, Sahoo AA, Navak
Transactions on Electron Devices, vol. 67, no. 4, pp. 1873-1879, April D, Baral B, Tripathy D. Efect of high-K spacer on the performance of non-
2020. uniformly doped DG-MOSFET. In2019 Devices for Integrated Circuit
(DevIC) 2019 Mar 23 (pp. 510–514). IEEE. 41.
2. Chanda, M., Das, R., Kundu ,A.,& Sarkar ,C.K., “Analytical modeling of
label free biosensor using chargeplasma based gate underlap dielectric 20. Das SK, Swain SK, Biswal SM, Nayak D, Nanda U, Baral B, Tripathy
modulated MOSFET” Superlattices and Microstructures, Vol. 104, pp.451- D. Efect of high-K spacer on the performance of gate-stack uniformly
460, 2017. doped DG-MOSFET. In2019 Devices for Integrated Circuit (DevIC) 2019
Mar 23 (pp. 365–369). IEEE.
3. ViranjayM.Srivastava , K.S.Yadav , G.Singh , “Design and performance
analysis of double- gate MOSFET over single-gate MOSFET for RF 21. Sharma RK, Gupta M, Gupta RS (2011) TCAD Assessment of Device
switch” Microelectronics Journal, Vol. 43, 9 June 2012, pages 873-882. Design Technologies for Enhanced Performance of Nanoscale DG
MOSFET. IEEE Trans Electron Devices 58:2936–2943.
4. Angsuman Sarkar ,Aloke Kumar Das , Swapnadip De , Chandan Kumar
Sarkar, “Effect of gate engineering in double-gate MOSFETs for analog/RF 22. T. Ohno, et. al., “Experimental 0.25 urn gate fully depleted
applications” Microelectronics Journal , Vol.43 ,2012, pages 873–882. CMOS/SIMOX process using a new two-step LOCOS isolation technique”,
IEEE Trans. Electron Devices, vol. 42, 1995, p. 148.
5. Ajay, Narang, R., Saxena, M., and Gupta, M., “Investigation of dielectric
modulated (DM) double gate (DG) junctionless MOSFETs for application
as a biosensors” Superlattices and Microstructures Vol. 85, pp.557-572, 23 R.K.Sharma, R.Gupta, M.Gupta, “Dual-Material Double-Gate SOI
2015. nMOSFET:Gate Misalignment Analysis” ,IEEE Trans. Electron Devices,
VOL. 56, NO. 6, JUNE 2009.
6. Parija, S.K., Swain, S.K., Biswal, S.M. et al. Performance Analysis of
Gate Stack DG-MOSFET for Biosensor Applications. Silicon 14, 8371– 24. H.GHanatian, M.Fathipour,H.Talebi, “Nanoscale Ultra Thin Body -
8379 (2022). Silicon-OnInsulator Field Effect Transistor with Step BOX: Self heating
and Short Channel Effects) ” , Ultimate Integration of Silicon. Page(s):325
7. Mitul Sen, Ardhendu Gatait, Sounak Ghosh, Manash Chanda, Swarnil – 328,18-20 March 2009.
Roy, Papiya Debnath, “Verilog-A Modeling of Junction-less MOSFET in
Sub- Threshold Regime for Ultra Low-Power Application”, 2019 Women 25. J.E. Suseno, M.A. Riyadil , R.Ismail, “Short Channel Effect of SOl
Institute of Technology Conference on Electrical and Computer Vertical Sidewall MOSFET” , IESE 2008 Proc , lahar Bahru, Malaysia
Engineering (WITCON ECE), pp.172-176, 2019 2008.
8. Shih-Wen Hsu, Jyi-Tsong Lin, Yi-Chuen Eng, Shu-Huan Syu, Kuan-Yu 26. S.Abe, Y.Miyazawa, Y.Nakajima, T.Hanajiri, T.Toyabe, and T.Sugano,
Chen, You-Ren Lu, “Simulation study of junctionless vertical MOSFETs “Suppression of DIBL in deca-nano SOI MOSFETs by controlling
for analog applications”, 2012 12th International Workshop on Junction permittivity and thickness of BOX layers” Ultimate Integration of Silicon
Technology, pp.226-229, 2012. ULIS, 18-20 March 2009 Page(s):329 – 332.
9. Akshit Deep Singh, Soumendu Sinha, “TCAD Simulation of p-channel 27. M. Jagadesh Kumar, M. Siva,“The Ground Plane in Buried Oxide for
SOI-based Dielectric-Modulated Field-Effect Transistor Biochemical Controlling Short-Channel Effects in Nanoscale SOI MOSFETs” , IEEE
Sensor”, 2020 IEEE 17th India Council International Conference Trans. Electron Devices, VOL. 55, NO. 6, JUNE 2008.
(INDICON), pp.1-6, 2020.
28. M. Saxena, et al, ,“Design considerations for novel device architecture:
10. Swain SK et al (2016) Influence of channel length and high-K oxide heteromaterial double-gate (HEM-DG) MOSFET with sub-100 nm gate
thickness on subthreshold analog/RF performance of graded channel and length, ”SolidState Electronics, vol. 48, no. 7, pp. 1167-1174, 2004.
gate stack DG-MOSFETs. Microelectron Reliab 61:24–29
29. W. Long, et al, ,“Dual material gate (DMG) Field Effect Transistor, ”
11. C. L. chen, J. M. Knecht, J. Kedzierski, “Channel Engineering for SOI- IEEE Trans. Electron Devices, vol. 46, no.5, pp. 865-870, 1999.
MOSFETs for RF applications” Proc. IEEE Int. SOI Conf, 5232–5233, 30. A. Chaudhry, and M. J. Kumar, ,“Investigation of the novel attributes of
2009. a fully depleted dual-material gate SOI MOSFET ”, IEEE Trans. Electron
Devices, vol. 51, no. 9, pp. 1463-1467, 2004.