1862221

You might also like

Download as pdf or txt
Download as pdf or txt
You are on page 1of 10

5 4 3 2 1

J703 S4 JUMPER/Solder paste


DYING GASP HOLD-UP CAPs
+12VDC S5 JUMPER/Solder paste
VIN
RT1 VIN_DY FRONT PANEL LEDs
J704 FB9 NI/800ohm NI/R/NTC/2R5/M/2500K/5A/RAD-7.5mm +3.3V
3 1 2 1 2
2 1 2 FB18
θ
DC Jack/D2.0mm/D6.35mm/180/black/Dip-3pin 1 NI/FB/600ohm/0.04ohm/3A/1206 D6 D/schottky/40V/3A/SMA

1
3 C2 C91
4 + + C21 D5 R162
5 C51 C48

NI/C/103/K/50V/X7R/0603

C/470uF/M/25V/RAD-5mm

C/470uF/M/25V/RAD-5mm

C/104/M/25V/X5R/0402

NI/BK1005HW601/dt-214aa
6 1 2

2
NI/C/103/K/50V/X7R/0603 S6JUMPER/Solder paste D15 LED/YG/0603
S7JUMPER/Solder paste GREEN
NI/R/220R/J/1/16W/0402
7 +7.7V Line Driver 1
8
VIN_DY R152 2 1
FB10 NI/800ohm FB41 U103 LD1_+7.7V R/220R/J/1/16W/0402
FB/60ohm/0.04ohm/3A/0805 U/PSOP-8/AP2204MP-ADJTRG1 1 25
8
VIN VOUT
1
POWER_ON_LED_G
R146 POWER
SW/PWR_Push/SPST/ C74 7 2 R/510ohm/5%/0402 LED1 LED/R/0603
D C76 GND NC2 D

EPAD
L111 2 1 6 3 R719 1 25 RED 2 1
NC6 NC3 POST_FAIL_LED_R

C/106K/25V/X5R/1206
FB1 only use on DSL product L/10uH/10%/165mA/1210 5 4 R/620R/F/1/16W/0402 C196
EN ADJ

C/104M/25V/X5R/0402
Vin 1 2 C/10uF/K/25V/X5R/1206
C197 R1003 R1005

9
S2 JUMPER/Solder paste 1 2 C/104/K/16V/X7R/0402 NI/R/220R/J/1/16W/0402 NI/R/220R/J/1/16W/0402
VIN LD1_CTRL_1 5
S3 JUMPER/Solder paste 1 25 1 2
POWER_ON_LED_G
FB14 +5V
J2 J3 R716 R159
CN/header/male/straight/2.54mm/1*2Pin CN/header/male/straight/2.54mm/1*2Pin R/121R/F/1/10W/0603 R/220R/J/1/16W/0402 D7 LED/YG/0603
NI/FB/600ohm/0.04ohm/3A/1206 1 1 1 25 GREEN 2 1
DSL1_LINK_LED_G
2 1 2 1 R1002
2 2 NI/R/510ohm/5%/0402 LED7 NI/LED/R/0603 DSL1
VIN
DC12V POWER DC5V POWER POST_FAIL_LED_R
1 25 2 1
(power)
JACK JACK
R1001
NI/R/220R/J/1/16W/0402 D419
FB36 EXPOSED PAD ON BACKSIDE DSL1_LINK_LED_G
1 25 GREEN 2 1 DSL2
FB/60ohm/0.04ohm/3A/0805 CONNECT TO GND PIN Vout <=3.3V,Cout can use (DSL1)
6.3V voltage rating R62 R1004 LED/YG/0603
19
18
17

U2 NI/R/0R/J/1/4W/1206 1R/220R/J/1/16W/0402
2
C59 C6 204010602620
R37 R/0R/J/1/16W/0402 1 2 DSL2_LINK_LED_G
4
C7 204122700003
GND
GND
GND

4 13 1 2
5 PVIN1 BOOT +5V D17 LED/YG/0603
2 R156
6 PVIN2 12 C/104/M/25V/X5R/0402 FB37 VIN_DY
VIN PH2 L108 R/220R/J/1/16W/0402
R33 11 FB/60ohm/0.04ohm/3A/0805 C34 1 25 GREEN 2 1
PH1 INET_ACT_LED_G
C62 C61 1 2 MLCC/223/K/25V/X7R/0402

O
p
t
oa
i
n
a
lA
f
rl
o
T
a
r
g
tn
e
10
THKF/510K/F/1/16W/0402 L/4.7uH/20%/3A/SMD-5.8*5.2mm
EN 1
Internet

1
1
C/10uF/K/25V/X5R/1206

C/104/M/25V/X5R/0402

NI/R/220R/J/1/16W/0402
7 C57 C56

B
o
r
d
p
p
i
c
a
t
i
o
R149 LED2 LED/R/0603
VSENSE

C/220uF/M/10V/RAD-2.5
2 R34 1 R32 + C58 2 R27 2 1 25 RED 2 1
RT/CLK INET_FAIL_LED_R

C/10uF/M/6.3V/X5R/0805
9 C63 R/52K3/F/1/16W/0402 R/510ohm/5%/0402
SS/TR

8
R/100K/J/1/16W/0402

NI/C/102/K/50V/X7R/0402

C/104/M/10V/X5R/0402
2 R30 R/2K/J/1/16W/0402 C55 C82 R15 C36 2

2
GND 2

C/10uF/M/6.3V/X5R/0805
EPAD

3 8 1 2 R155 D18
GND

VM
VIN
GND COMP

R/430K/F/1/16W/0402

C/220/J/50V/NP0/0402

NI/AL_EL/1000uF/M/25V/765mA/105C/1000hours/RAD/D10*H17
14 R14 C40 1 2 2 1
1 PWRGD 1 1 7 WAN_50612E_LED WAN

AL_EL,3300uF,M,25V,105C,2000Hours,RAD-5,D13*25mm
2 C/101/K/50V/X7R/0402 3 7 THKF/510K/F/1/16W/0402
FB2 STR R/220R/J/1/16W/0402
C53 2 LED/YG/0603
15
16

1
R31 C54 C60 DYING_GASP 6 5 1 C38
1 GASP FB1
C/683/K/50V/X7R/0402

R/10K/F/1/16W/0402

R/49K9/F/1/16W/0402
C R/47K5/F/1/16W/0402 C/560/J/50V/NP0/0402 R16 2 + + R145 D11 C
C/103/K/25V/X7R/0402

R36 4 1 1 2 2 1
1 U/PWM/4.5~17V/3A/QFN-14/TPS54320RHLR GND BST
R18
5
GPHY_LINK/ACT_LED_G LAN1

2
1 R/30K/F/1/16W/0402 R/220R/J/1/16W/0402
U3
LED/YG/0603
2 R148 D8
1
IC\dying gasp storage and release\SO8\MP200DS-LF-z\MPS 1 2 2 1
5
EPHY1_LINK/ACT_LED_G LAN2
C35 R/220R/J/1/16W/0402 LED/YG/0603
MLCC/223/K/25V/X7R/0402 R150 D9
1 2 2 1
VIN_DY 2
5
EPHY2_LINK/ACT_LED_G LAN3
R/220R/J/1/16W/0402 LED/YG/0603
R17 R151 R/220R/J/1/16W/0402 D10
1 2 2 1
R/11R/F/1/10W/0603 5
EPHY3_LINK/ACT_LED_G LAN4

19
18
17
FB39 U1 1 L924
C42 R38 LED/YG/0603
FB/60ohm/0.04ohm/3A/0805 R/0R/J/1/16W/0402 L/4.7uH/20%/4A/SMD-7.4*6.9mm R251 THKF/0R/J/1/16W/0402

GND
GND
GND
2 4 13 1 2 1 2 +3.3V 1 25
PVIN1 BOOT WLAN_EN_LED
5 L104 FB40 R250
6 PVIN2 12 C/104/M/25V/X5R/0402 L/4.7uH/20%/3A/SMD-5.8*5.2mm D12 NI/THKF/0R/J/1/16W/0402
R22 FB/60ohm/0.04ohm/3A/0805
VIN PH2 11 1 2
C37 C41 R177 R/100R/J/1/16W/0402 LED/YG/0603
THKF/510K/F/1/16W/0402 PH1
1 WLAN_INT_LED_G
1 2
5
GREEN 2 1 1 2 WLAN

1
C/10uF/K/25V/X5R/1206 1

C/104/M/25V/X5R/0402

NI/R/220R/J/1/16W/0402
10 R29 C47 C49 2.4G
EN

R/100K/J/1/16W/0402
2 R23 7 + C50 2 LED9 NI/LED/R/0603
VSENSE

C/10uF/M/6.3V/X5R/0805
1 C44 C83 C102 2 1
RT/CLK WLAN_EN_5G_LED4

NI/C/102/K/50V/X7R/0402

C/LESR/470uF/M/6.3V/RAD-2.5

C/104/M/10V/X5R/0402

C/104/M/10V/X5R/0402
9 C52 R25 LED5

2
SS/TR 2

C/10uF/M/6.3V/X5R/0805
2 R28 R/2K/J/1/16W/0402 R/31K6/F/1/16W/0402 R181 NI/R/220R/J/1/16W/0402 LED/YG/0603
GND

EPAD
3 8 1 2 1 2 2 1
WLAN_5G

GND
1 GND COMP 1 5 WLAN_EXT_LED_GPIO_R
2 14 C/101/K/50V/X7R/0402 R170 NI/R/220R/J/1/16W/0402
PWRGD
R24 C46
C45
C43 1
12 WLAN_EXT_PCIe_LED_R
1 2
(WPS)

15
16

C/683/K/50V/X7R/0402
R/47K5/F/1/16W/0402 C/560/J/50V/NP0/0402 R1010 1 2 LED8 NI/LED/R/0603
WPS_INT_LED_G 5

C/103/K/25V/X7R/0402
+3.3V FB33 FB/60ohm/0.04ohm/3A/0805 R26 R/220R/J/1/16W/0402 2 1
1
2
U/PWM/4.5~17V/3A/QFN-14/TPS54320RHLR R/10K/F/1/16W/0402 R1009 1 52
RED
+1.5V R147 2 WPS_EXT_LED_R
NI/R/510ohm/5%/0402
1.2V 1.3V R/4K7/F/1/16W/0402 D13
2 Q105
R144 U101F
WPS_INT_LED_G R179 1 25 GREEN 2 1
B
31 2 1 NI/R/220R/J/1/16W/0402 B

BCM63168 LED/YG/0603
+1.5V THKF/0R01/F/1/4W/1206
L105
THKF/1R/J/1/16W/0402 +2.5V
USB1_LED_G
1 25 WPS
INT_1V5 21
R143
2 1.95V2 1 2
4
6 C151
VOLTAGE REGULATORS 2 R1011 R/220R/J/1/16W/0402 LED6 LED/R/0603
RED 2 1
(USB1)
1.8V SMD_Choke/3.3uH/M/0.058ohm/2.15A MLCC/10uF/M/6.3V/X5R/0805 (6 OF 8) R154 R178 1 25
WPS_EXT_LED_R
C1000 MLCC/10uF/M/6.3V/X5R/0805

R135 R136 R139 THKF/3K/J/1/16W/0402 NI/R/510ohm/5%/0402


11 2
R/2K49/F/1/16W/0402 F19 1 1 2
C147C146 C145 R/2K49/F/1/16W/0402 DYING_GASP 4,5
AFE_DG_SENSE USB_LED_R
1

1 1
MLCC/10uF/M/6.3V/X5R/0805

MLCC/10uF/M/6.3V/X5R/0805

MLCC/104/M/10V/X5R/0402

C995 2 P5803NAG THKF/1R/J/1/16W/0402 +3.3V R1012 R/510ohm/5%/0402


5

+ 2 D112 VFB_1P8 AA23 D16


ISENSEH_1P8 AA24 1P2SWREG2_VFB
R138 R164 NI/R/220R/J/1/16W/0402 LED/YG/0603
R137
NI/D/schottky/20V/3A/SMA
PDRIVE1P8 Y21 1P2SWREG2_ISENSEH FB35
1 25 GREEN 2 1 USB1
NI/C/LESR/100uF/M/10V/RAD-2.0mm

USB1_LED_G
2

1P2SWREG2_PDRIVE
THKF/10K/F/1/16W/0402 NDRIVE1P8 AA22 +2.5V
(USB2)
1

1P2SWREG2_NDRIVE
3

1
THKF/10K/F/1/16W/0402 C184 FB/60ohm/0.04ohm/3A/0805 1 25 LED3
1 USB2_LED_G
C183 R1013 R/220R/J/1/16W/0402 NI/LED/R/0603
AC25 1
PNP2P5_CNTRL MLCC/10uF/M/6.3V/X5R/0805 1 24,5 RED 2 1
--Single point connection 2P5LNREG_CTRL AC24 MLCC/104/M/10V/X5R/0402 +2.5V USB_LED_R
R163 NI/R/510ohm/5%/0402
to ground plane 2P5LNREG_SENSE
Q104 1 24,5
CORE_VFB 10 USB_LED_R
2

R16 Q/PNP/-32V/-2A/10W/TO-252/2SB1182R LIN_REG_2P5_OUT +2.5V R1014 NI/R/510ohm/5%/0402


1P2SWREG1_VFB
1

Route these as a diff pair. Do not ISENSEL_1P2 AB24 C115


ISENSEH_1P2 AB25 1P2SWREG1_ISENSEL +
connect ISENSEL ball directly to C181 R167
PDRIVE1P2 AB22 1P2SWREG1_ISENSEH MLCC/10uF/M/6.3V/X5R/0805 NI/R/220R/J/1/16W/0402 D20 LED/YG/0603
C182
the 1.2V power plane. NDRIVE1P2 AB23 1P2SWREG1_PDRIVE 1 25 GREEN 2 1
USB2_LED_G
2

1P2SWREG1_NDRIVE MLCC/104/M/10V/X5R/0402
+3.3V R166 USB2
FB34
FB/60ohm/0.04ohm/3A/0805 IC/CPU/FCBGA-21*21mm/BCM63168
NI/C/220uF/M/10V/RAD-2.5
NI/R/510ohm/5%/0402
1 2 RED
LED4 NI/LED/R/0603
2 1
(VOIP1)
USB_LED_R 4,5
+3.3V
R1015 R/220R/J/1/16W/0402
+1.2V 2 1 2 5
FXS1_LED
FB618 R1016 R/220R/J/1/16W/0402
INT_1V2_REG_OUT

R153 C1003 FB/60ohm/0.04ohm/3A/0805 1 2 5


FXS2_LED
L923 R/4K7/F/1/16W/0402MLCC/10uF/M/6.3V/X5R/0805
2
L/4.7uH/20%/3A/SMD-5.8*5.2mm Q106
R142 R182 NI/R/220R/J/1/16W/0402 D19 LED/YG/0603 VoIP1
1
A
1 2 3 1 2
R1018
ASM3628 FXS1_LED
1 2 5 2 1
(VOIP2) A
FB/60ohm/0.04ohm/3A/0805 L106 1 2 4 5 1.2V_SW
THKF/1R/J/1/16W/0402 G2 D22
R141 4
SMD_Choke/3.3uH/M/0.058ohm/2.15A R183 NI/R/220R/J/1/16W/0402 D21 LED/YG/0603
FB38
1 2 1 21.2V_SW6 C139 THKF/1R/J/1/16W/0402 3 6
FXS2_LED
1 2 5 2 1 VoIP2
S2 D21
THKF/0R01/F/1/4W/1206 R140
MLCC/10uF/M/6.3V/X5R/0805
2 7
R1017 R/220R/J/1/16W/0402
1 2
(PSTN)
G1 D12 FXO_LED 5
2
MLCC/10uF/M/6.3V/X5R/0805

MLCC/10uF/M/6.3V/X5R/0805

MLCC/104/M/10V/X5R/0402

C142 1 1 2 1 2
MLCC/104/M/10V/X5R/0402

C143 C150C169 D113 1 8 R180 NI/R/220R/J/1/16W/0402 D14 NI/LED/YG/0603


P5803NAG THKF/1R/J/1/16W/0402 S1 D11 1 2 2 1
R1019 FXO_LED 5 PSTN
5

THKF/1R/J/1/16W/0402 U910
NI/D/schottky/20V/3A/SMA
1

If a pull-down resistor is added to a strap pin which drives an LED, GURNVB5.OT132A-C


the LED driver will automatically invert from active low to active high.
Power and LEDs
--Single point connection In this case, connect the LED to be driven as active high. Note this
to ground plane Size Document Number Design By: Review By: Rev
inversion is true even when the LED is driven from the shift register.
C LiuDe ZouFei 0.3
Date: Thursday, May 31, 2012 Sheet 4 of 14
5 4 3 2 1
5 4 3 2 1

DDR SDRAM layout rules: +1.5V


Place C201-C218, close to U201

C1004 MLCC/10uF/M/6.3V/X5R/0805
All timing is relative the CLK/CLKb that arrive at the destination DDR SDRAM chip. C201 C202 C203 C204 C205 C206 C207 C208
1) X = CLK/CLKb should be a matched differential pair with a length < 4" MLCC/104/M/10V/X5R/0402 MLCC/104/M/10V/X5R/0402 MLCC/104/M/10V/X5R/0402 MLCC/104/M/10V/X5R/0402
C219 C1001
C217 C218 C1002
2) Address and control should be X +/- 20mm

C/4.7uF/K/6.3V/X5R/0603

MLCC/104/M/10V/X5R/0402

C/151/K/50V/NP0/0402
MLCC/104/M/10V/X5R/0402 MLCC/104/M/10V/X5R/0402 MLCC/104/M/10V/X5R/0402 MLCC/104/M/10V/X5R/0402

C/4.7uF/K/6.3V/X5R/0603
3) DQS and DQM should be X +/- 20mm

C/151/K/50V/NP0/0402
Place C201-C218, close to U201 R287 C223
4) All DQs should match corresponding byte lane DQS/DQMs within C209 C210 C211 C212 C213 C214 C215 C216 1 2
+/- 10mm MLCC/104/M/10V/X5R/0402 MLCC/104/M/10V/X5R/0402 MLCC/104/M/10V/X5R/0402 MLCC/104/M/10V/X5R/0402 THKF/220R/J/1/16W/0402 MLCC/220/J/50V/NP0/0402
5) Trace impedances should be 50 ohms +/- 10% (45-55 ohms) MLCC/104/M/10V/X5R/0402 MLCC/104/M/10V/X5R/0402 MLCC/104/M/10V/X5R/0402 MLCC/104/M/10V/X5R/0402
6) Route VREF with 30-mil trace and at least 1 high quality ceramic
+1.5V
bypass capacitor for each connection to a device.

3
7) All traces should have a >= 3 to 1 spacing ratio from the reference Swap high/low byte lanes to Add crystal shielding
GND/PWR layer. (e.g. 15 mil line-to-line spacing for a 5 mil dielectric allow for layout of DDR3.
Y201
U201 Y/20MHz/+-10ppm/SMD6.0*3.5/4pin
D thickness) Also swap bits within byte lanes. D

G7
D9

N1
N9
R1
R9

C1
C9
D2

H2
H9
U101A

B2

K2
K8

A1
A8

E9
F1

4
DDR_A0 K22 AE24 XTAL_OUT

VDD_0
VDD_1
VDD_2
VDD_3
VDD_4
VDD_5
VDD_6
VDD_7
VDD_8

VDDQ_0
VDDQ_1
VDDQ_2
VDDQ_3
VDDQ_4
VDDQ_5
VDDQ_6
VDDQ_7
VDDQ_8
DDR_A1 M24 DDR_A[0] XTAL_OUT AE25 XTAL_IN
DDR_A2 L21 DDR_A[1] XTAL_IN
C224
+1.5V DDR_A3 M23 DDR_A[2]
DDR_A0 N3 DDR_A4 K21 DDR_A[3] MLCC/330/J/50V/NP0/0402 OPTIONAL SPI Serial FLASH R247 THKF/0R/J/1/16W/0402
DDR_A1 P7 A0 M8 DDR_A5 L24 DDR_A[4]
2 R248 THKF/0R/J/1/16W/0402
DDR_A2 P3 A1 VREFCA DDR_A6 K20 DDR_A[5]
R204 R/22R/J/1/16W/0402 MEMORY: 2-32 MBYTES R249 THKF/0R/J/1/16W/0402
DDR_A3 N2 A2 H1 DDR_VREF DDR_A7 L23 DDR_A[6] BCM63168 B8 SPI_CK 1 2 SPI_CK1 2 1
R225 SPI_SCK_V 13,14
DDR_A4 P8 A3 VREFDQ DDR_A8 J21 DDR_A[7] SPI_CLK C9 SPI_MISO 2 1
THKF/1K/F/1/16W/0402
DDR_VREF DDR_A5 P2 A4 L8 2R211 1 DDR_A9 K24 DDR_A[8] MEMORY AND GPIO SPI_MISO C8 SPI_MOSI 2 1
SPI_MISO_V 13,14
1 A5 ZQ DDR_A[9] SPI_MOSI SPI_MOSI_V 13,14
THKF/1K/F/1/16W/0402

DDR_A6 R8 THKF/240R/F/1/16W/0402 DDR_A10 M25 B9 SPI_SS0 R2071 2THKF/1K/F/1/16W/0402 SPI_SSB0


2
DDR_A7 R2 A6 E3 DDR_DQ8 DDR_A11 J22 DDR_A[10] (1 OF 8) SPI_SSB0 A9 SPI_SSB1 +3.3V
C229 C231 C232 C234 SPI_SS_B1 14
DDR_A8 T8 A7 DQ0 F7 DDR_DQ15 DDR_A12 J25 DDR_A[11] SPI_SSB1
R210
DDR_A9 R3 A8 DQ1 F2 DDR_DQ14 DDR_A13 R23 DDR_A[12] 1 16
A9 DQ2 DDR_A[13] HOLD SCK
1
MLCC/104/M/10V/X5R/0402
MLCC/104/M/10V/X5R/0402
DDR_A10
DDR_A11
L7
R7 A10/AP DQ3
F8
H3
DDR_DQ13
DDR_DQ11
K23
DDR_A[14] R207-208 are for test only. U9
+3.3V 2
3 VCC SI
15
14
MLCC/104/M/10V/X5R/0402 DDR_A12 N7 A11 DQ4 H8 DDR_DQ9 DDR_DQ0 U23 Remove for production. 1 8 4 NC1 NC8 13
A12/BCb DQ5 DDR_DQ[0] CS VCC NC2 NC7
Place C229 near R210, R225. MLCC/104/M/10V/X5R/0402
DQ6
G2
H7
DDR_DQ12
DDR_DQ10
DDR_DQ1
DDR_DQ2
W24
T24 DDR_DQ[1]
+3.3V 2
3 DO HOLD
7
6
C238 5
6 NC3 NC6
12
11
+3.3V
DQ7 DDR_DQ[2] WP CLK NC4 NC5
Place one at each IC pin. DDR_BA0 M2 1Gbit DQ8
D7
C3
DDR_DQ0
DDR_DQ6
DDR_DQ3
DDR_DQ4
Y23
Y24 DDR_DQ[3]
4
GND DIO
5 MLCC/104/M/10V/X5R/0402 7
8 CS GND
10
9
DDR_BA1 N8 BA0 DQ9 C8 DDR_DQ5 DDR_DQ5 T23 DDR_DQ[4] SO W
C239
DDR_BA2 M3 BA1
BA2 DDR3 DQ10
DQ11
C2
A7
DDR_DQ1
DDR_DQ7
DDR_DQ6
DDR_DQ7
W23
U24
DDR_DQ[5]
DDR_DQ[6]
NI/Flash/32Mbit/2.7~3.6V/SO8-208mils/W25X32VSSIG MLCC/104/M/10V/X5R/0402

DDR_CLK0_P
DDR_CLK0_N
J7
K7 CK SDRAM DQ12
DQ13
A2
B8
DDR_DQ4
DDR_DQ2
DDR_DQ8
DDR_DQ9
U21
W20
DDR_DQ[7]
DDR_DQ[8] U8
CKb
64Mx16 DQ14 A3 DDR_DQ3 DDR_DQ10 V22 DDR_DQ[9] LED USAGE: Flash/128Mbit/2.7~3.6V/SO16-300mils/S25FL128P0XMFI001
DQ15 DDR_DQ[10]
Place R202-203 and C233 1 1 DDR_RST T2
RSTb C7 DDR_DQS0_P
DDR_DQ11
DDR_DQ12
V21
W22 DDR_DQ[11] C24 SERIAL_LED_CLK
a) LED connections only supported on LED[23:0]
R202
as close as possible to U201 DDR_CKE R203 K9 UDQS B7 DDR_DQS0_N DDR_DQ13 R22 DDR_DQ[12] SERIAL_LED_CLK/GPHY1_SPD_LED[0]/LED[0]/GPIO[0] B25 SERIAL_LED_DATA R220 b) USB_DEVICE_LED always use ball B3
R/49R9/F/1/16W/0402
CKE UDQSb DDR_DQ14 W21 DDR_DQ[13]
DDR_DQ[14]
SERIAL_LED_DATA/GPHY1_SPD_LED[1]/LED[1]/GPIO[1]
NAND_CE/LED[2]/GPIO[2]
C23 NAND_CEb 2 1 CEb c) INET_LED always use LED[8]
R/49R9/F/1/16W/0402
2 2
DDR_CSb L2
CSb LDQS
F3
G3
DDR_DQS1_P
DDR_DQS1_N
DDR_DQ15 R21
DDR_DQ[15] NAND_RE/LED[3]/GPIO[3]
E22
D21
NAND_REb
NAND_RB
THKF/1K/F/1/16W/0402 d) EPHY[3:1]_ACT_LED always use LED[11:9]
1 LDQSb NAND_RB/LED[4]/GPIO[4] e) GPHY_ACT_LED always use LED[12]
C233

DDR_DQS1_P T22 B23 NAND_D0


DDR_RASb J3
RASb UDM
D3 DDR_DQM0 DDR_DQS1_N T21 DDR_DQS1_P
DDR_DQS1_N
NAND_D[0]/LED[5]/GPIO[5]
NAND_D[1]/LED[6]/GPIO[6]
A24 NAND_D1 R52 R/1K/F/1/16W/0402 f) EPHY[3:1]_SPD_LED always use LED[15:13]
C MLCC/104/M/10V/X5R/0402
2
DDR_CASb K3
L3 CASb LDM
E7
K1
DDR_DQM1 DDR_DQS0_P V24
V23 DDR_DQS0_P NAND_D[2]/LED[7]/GPIO[7]
B24
A15
NAND_D2 R54
1 2
R/1K/F/1/16W/0402 g) GPHY_SPD_LED[1:0] always use LED[1:0] +3.3V C
DDR_WEb DDR_DQS0_N WPS_IRQ
WEb ODT +1.5V DDR_DQS0_N SPI_SSB[6]/INET_LED/LED[8]/GPIO[8] E16 1 2 WLAN_CTRL_IRQ
2
h) WLAN LED only supported through GPIO[38:36]
NC_0
J1 DDR_DQM1 V20
DDR_DQM1
SPI_SSB[7]/EPHY1_ACT_LED/LED[9]/GPIO[9]
DSL_CTL[0]/UART2_CTS/EPHY2_ACT_LED/LED[10]/GPIO[10]
E15
LD1_CTRL_0 6 C9 2 i) Applications using NAND flash cannot access LED[7:2]
MAIN MEMORY NC_1
J9 DDR_DQM0 V25
DDR_DQM0 DSL_CTL[1]/UART2_RTS/EPHY3_ACT_LED/LED[11]/GPIO[11]
D14
LD1_CTRL_1 4 MLCC/104/M/10V/X5R/0402through GPIO[7:2], and may shift out LED[7:0] through
L1 C15 C5 C269 C270
DDR3 SDRAM NC_2 L9 DDR_RST P21 DSL_CTL[2]/UART2_SIN/GPHY1_ACT_LED/LED[12]/GPIO[12] B15 LD2_CTRL_1
LD2_CTRL_0 6 1 SERIAL_LED_CLK and SERIAL_LED_DATA. C268
NC_3 DDR_ODT/RST_N DSL_CTL[3]/UART2_SOUT/EPHY1_SPD_LED/LED[13]/GPIO[13] LD2_CTRL_1 4 1
128-256 MBYTES

MLCC/104/M/10V/X5R/0402
M7 F16 SLIC_RST_B 13,14 MLCC/104/M/10V/X5R/0402 C/10uF/M/6.3V/X5R/0805
NC_4 T3 DDR_A13 N21 NTR_IN/EPHY2_SPD_LED/LED[14]/GPIO[14] D15 WLAN_EXT_LED_GPIO_R SLIC_RST_B MLCC/104/M/10V/X5R/0402
NC_5 DDR_CLK1_P NTR_OUT/EPHY3_SPD_LED/LED[15]/GPIO[15] 4
WLAN_EXT_LED_GPIO_R
T7 N22 AB4 SPI_SS_B4 13
NC_6 DDR_CLK1_N SPI_SSB[4]/LED[16]/GPIO[16] SPI_SS_B4
DDR_CLK0_P R25 AA5
VSS_10
VSS_11

+3.3V 6
VSS_0
VSS_1
VSS_2
VSS_3
VSS_4
VSS_5
VSS_6
VSS_7
VSS_8
VSS_9

DDR_CLK0_P SPI_SSB[5]/LED[17]/GPIO[17] 6306_RESET


VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ DDR_CLK0_N R24 B14
Reset to default 1 SW1 DDR_CLK0_N ADSL_SPI_MISO/LED[18]/GPIO[18] C14
ADSL_SPI_MISO 6
Bootstrap inputs are muxed onto GPIO[31:11]. Be aware NAND FLASH U209
SW/tact/180/BLACK/6*6*13/4pin-4.4*6.3 DDR_BA0 N24 ADSL_SPI_MOSI/LED[19]/GPIO[19] J4
ADSL_SPI_MOSI 6
!

12

37
R19 DDR_BA1 N23 DDR_BA[0] LED[20]/GPIO[20] J3 POWER_ON_LED_G 4 that placing a pull-down resistor on any of these gpio will TSOP48
4
A9
B3
E1
G8
J2
J8
M1
M9
P1
P9
T1
T9

B1
B9
D1
D8
E2
E8
F9
G1
G9

THKF/3K/J/1/16W/0402 DDR_BA2 M22 DDR_BA[1] LED[21]/GPIO[21] J2 POST_FAIL_LED_R change the default bootstrap configuration.

VDD

VDD
RESTORE_CNFG 1 2 DDR_CKE P24 DDR_BA[2] VREG_SYNC/LED[22]/GPIO[22] G20 GPIO_23 WPS_EXT_LED_R4
2 DDR_CKE PCIE_CLKREQ/LED[23]/GPIO[23] PCIE_CLKREQ 12
1 DDR_CSb M20 A25 NAND_D3 29 NAND_D0
DDR_CS DSL_CTL[0]/UART_CTS/NAND_D[3]/GPIO[24] I/O0 30
C10

DDR_CASb M21 C21 NAND_D4 NAND_D1


DDR_CAS DSL_CTL[1]/UART2_RTS/NAND_D[4]/GPIO[25] I/O1 31
2

3 4
MLCC/104/M/10V/X5R/0402

ESD6 U/DDR3-SDRAM/1Gbit/BGA-96/NT5CB64M16DP-CFDDR_RASb N20 A22 NAND_D5 NAND_REb 8 NAND_D2 +3.3V


DDR_WEb P23 DDR_RAS DSL_CTL[2]/UART2_SIN/NAND_D[5]/GPIO[26] B22 NAND_D6 CEb 9 RE I/O2 32 NAND_D3
2 DDR_WE DSL_CTL[3]/UART2_SOUT/NAND_D[6]/GPIO[27] CE I/O3
ESD/smd/2pin/2.1x1.1

MAIN MEMORY A23 NAND_D7 41 NAND_D4 1


+3.3V DDR_VREF AA25 NTR_IN/NAND_D[7]/GPIO[28] E21 NAND_ALE NAND_CLE 16 I/O4 42 NAND_D5 R289
DDR2 SDRAM DDR_ZQ
2 J24 DDR_VREF NTR_OUT/NAND_ALE/GPIO[29] C22 NAND_WEb R53 NAND_ALE 17 CLE I/O5 43 NAND_D6
1

32-256 MBYTES DDR_ZQ SWITCH_LED_CLK/NAND_WE/GPIO[30] ALE I/O6 44

THKF/3K/J/1/16W/0402
D22 NAND_CLE R/1K/F/1/16W/0402 NAND_D7
SWITCH_LED_DATA/NAND_CLE/GPIO[31] AB5 1 2RESTORE_CNFG NAND_WEb 18 I/O7
2 2 2 2 1 R212 R226
EXT_IRQ[0]/GPIO[32] AC4 POR_RESET_B 19 WE 2
R260 R259R261R228 THKF/240R/F/1/16W/0402 R227 1 2 SLIC_IRQ2 13 2 R288
7 NAND_RB
EXT_IRQ[1]/GPIO[33] F20 1 2 +3.3V WP R/B
JTAG R213 SLIC_IRQ1 14

VSS

VSS
1 EXT_IRQ[2]/GPIO[34]
THKF/10K/J/1/16W/0402
THKF/10K/J/1/16W/0402
THKF/10K/J/1/16W/0402
THKF/10K/J/1/16W/0402

F22 THKF/0R/J/1/16W/0402 C4 1 2
IRQ_OUT/EXT_IRQ[3]GPIO[35] AA14 THKF/0R/J/1/16W/0402 MLCC/104/M/10V/X5R/0402
1 1 1 1 2 THKF/10K/J/1/16W/0402 WLAN_ACT_LED/GPIO[36] AA15 WLAN_2G4_EN1 WLAN_INT_LED_G4 1
Wlan Push-button

13

36
WLAN_2.4G_EN_LED/GPIO[37] AB14 WLAN_5G_EN THKF/3K/J/1/16W/0402
+3.3V TRST_B TRST_B E23 WLAN_5G_EN_LED/GPIO[38] AB15 3 WLAN_EN_LED
JTAG_TRST_B GPIO[39] WLAN_EN_LED 4 NAND Flash/1Gbit/2.7~3.6V/TSOP48/NAND01GW3A2CN1E/ST
TDI TDI D24 AA11 C260 C225 C226
TP17 TP_10 TDO TDO D25 JTAG_TDI GPIO[40] AC7 2
1 JTAG_TDO GPIO[41]
TMS TMS C25 AC8 MLCC/220/J/50V/NP0/0402 D201
TCK TCK D23 JTAG_TMS GPIO[42] AA8 MLCC/220/J/50V/NP0/0402 NI/Fast_Switching/common_cathode/70V/0.2A/SOT-23/BAV70 NAND_D7
R3
SW2 RST EJTAG_CE K9 JTAG_TCK GPIO[43] AB9 MLCC/220/J/50V/NP0/0402 NAND_ALE
THKF/3K/J/1/16W/0402 R1006 THKF/0R/J/1/16W/0402
B
WLAN_CTRL_IRQ 1 2 EJTAG_CE_B GPIO[44] AC5 WLAN_2G4_EN 1 2WLAN_EN_LED B
GPIO[45]
2

2 AB7 NTR_IN
1 GPIO[46]
MLCC/104/M/10V/X5R/0402

C8 2 AB8 R1007 NI/THKF/0R/J/1/16W/0402 NTR_OUT TP_10 TP2


3 4 +3.3V GPIO[47] AA9 WLAN_5G_EN 1 2WLAN_EN_5G_LED TP_10 TP11
ESD4 R214 GPIO[48] WLAN_EN_5G_LED 4
SW/TACT/spst/0.3A@30VDC/through_hole/DIP-4PIN/H-6.4mm R208 AA10 +3.3V U210
2 2
NI/THKF/1K/J/1/16W/0402 1 Y6 GPIO[49] AB6 GPIO[51:40] are not accessible on a 4-layer PCB. Shift registers for serial LED driver are NI/U/63-ball VFBGA/MT29F1G01ZACHC:C
1

C16 RESET_IN_B GPIO[50] AA7 +3.3V


SYS_RESET_B

1 THKF/10K/J/1/16W/0402 RESET_OUT_B GPIO[51] GPIO[51:36] do not have internal pull ups. C227 shown as an example. Use only if there
2 2
are not enough gpio available for LEDs
ESD/smd/2pin/2.1x1.1 R205 R206 MLCC/104/M/10V/X5R/0402 U207 D3
VCC1
RESET_OUT

NI/THKF/1K/J/1/16W/0402 IC/CPU/FCBGA-21*21mm/BCM63168 +3.3V 14 C236 G6 A1


THKF/3K/J/1/16W/0402 SO14 VCC2 DNU1 A2
2 C237
1 1 NI/MLCC/104/M/10V/X5R/0402 DNU2 A9
R216 VCC
U13 1 2 SERIAL_LED_DATA 1 3 LED[0] NI/MLCC/104/M/10V/X5R/0402 DNU3 A10
R215 4
+3.3V +3.3V A1 QA 4 LED[1] DSL2_LINK_LED_G +3.3V DNU4 B1
THKF/3K/J/1/16W/0402 QB DNU5
NI/THKF/0R/J/1/16W/0402 2 5 LED[2] B9
WPS Button 1
RESET
2 2
1 A2 QC
QD
6 LED[3] INET_FAIL_LED_R4
DSL1_LINK_LED_G4 G5
HOLD
DNU6
DNU7
B10
R20 10 LED[4] 4
J8 C3
3 SERIAL_LED_CLK 8 QE 11 LED[5] FXS1_LED CEb K7 WP DNU8 C4
THKF/3K/J/1/16W/0402 R218 4
SW3 VCC CLK QF 12 LED[6] FXS2_LED SPI_MOSI J7 CS DNU9 C5
2 THKF/0R/J/1/16W/0402 QG FXO_LED 4 SI DNU10
WPS_IRQ 1 2 9 13 LED[7] SPI_MISO G7 C6
RST QH WPS_INT_LED_G4 SO DNU11
2

1 1 J4 J5 SPI_CK1 K6 C7
1 GND GND SCK DNU12
2 CN/header/male/straight/2.54mm/1*2Pin CN/header/male/straight/2.54mm/1*2Pin C8
3 4 POR_RESET_B 1 1 K3 DNU13 D4
ESD5 C235 6,7
POR_RESET_B 1 1 7 VSS DNU14 D5
C3 NI/MLCC/104/M/10V/X5R/0402 Register/SOIC-14/SN74HC164D
SW/TACT/spst/0.3A@30VDC/through_hole/DIP-4PIN/H-6.4mm2 2 2 J3 DNU15 D6
ESD/smd/2pin/2.1x1.1
1

1 2 2 J4 DUN51 DNU16 D7
MLCC/104/M/10V/X5R/0402 DUN50 DNU17
J5 D8
NI/Supervisor/SOT-23/MAX809STRG J6 DUN49 DNU18 E3
+3.3V G8 DUN48 DNU19 E4
BCM63168 Strap Options R221
K4 DUN52 DNU20 E5
NI/THKF/3K/J/1/16W/0402 K5 DUN53 DUN21 E6
R229 Strap settings change for B0 and C0 or later silicon
THKF/3K/J/1/16W/0402 2 1 K8 DUN54 DUN22 E7
R230 If a pull-down resistor is added to a strap pin which drives an LED, C228
NI/THKF/3K/J/1/16W/0402 NAND_SPARE_16B NAND_ENABLE_ECC NAND ECC SEL[2:0] L1 DNU47 DUN55 E8
R231
R232 NI/THKF/3K/J/1/16W/0402 Silicon Revision B0 C0 Silicon Revision B0 C0 Silicon Revision B0 C0 the LED driver will automatically invert from active low to active high. MLCC/104/M/10V/X5R/0402 U208 NI/THKF/0R/J/1/16W/0402 L2 DUN46 DUN23 F3
NI/THKF/3K/J/1/16W/0402 16 Bytes 0 1 Enable 0 1 1-bit Hamming 001 111 In this case, connect the LED to be driven as active high. Note this L9 DUN45 DUN25 F4
R233 14
NI/THKF/3K/J/1/16W/0402 27 Bytes 1 0 Disable 1 0 4-bit BCH 010 100 +3.3V SO14 L10 DUN44 DUN26 F5
R234 inversion is true even when the LED is driven from the shift register. DUN43 DUN27
A R235 NI/THKF/3K/J/1/16W/0402 8-bit BCH 011 101 M1 F6 A
1 VCC 3 M2 DUN42 DUN28 F7
R236 NI/THKF/3K/J/1/16W/0402 12-bit BCH 100 010 LED[8]
RESERVED NI/THKF/3K/J/1/16W/0402 * All other values = No ECC A1 QA 4 LED[9] INET_ACT_LED_G4 M9 DUN41 DUN29 F8
R237 4
QB EPHY1_LINK/ACT_LED_G DUN40 DUN30
SERIAL_LED_CLK GPIO_0 DDR_SPEED_GRADE_FAST R2381 2
NI/THKF/3K/J/1/16W/0402 2 5 LED[10] M10 G3

DUN38
DUN37
DUN36
DUN35
DUN34
DUN33
A2 QC 4
EPHY2_LINK/ACT_LED_G DUN39 DUN31
LD2_CTRL_1 GPIO_13 SELECT_DDR2/DDR3n 1 2 NAND_REbGPIO_3 6 LED[11] 4 G4
RESERVED GPIO_23 NAND_SPARE_16B QD 10 LED[12] EPHY3_LINK/ACT_LED_G DUN32
QE 4
GPHY_LINK/ACT_LED_G
WLAN_EXT_LED_GPIO_RGPIO_15 SPI_SLAVE_DISABLE 1 2 GPIO_24 RESERVED R2391 2 NI/THKF/3K/J/1/16W/0402 8 11 LED[13] 4
1 2 CLK QF USB1_LED_G
SPI_SS_B4 GPIO_16 SPI_CLK_50M/20Mn NAND_D4 GPIO_25 RESETOUT_DLY[0] R2401 2 NI/THKF/3K/J/1/16W/0402 12 LED[14] 4

H3
H4
H5
H6
H7
H8
1 2 QG USB2_LED_G
6306_RESET GPIO_17 SPI_FLASH_ADDR_24/32n NAND_D5 GPIO_26 RESETOUT_DLY[1] R2411 2 NI/THKF/3K/J/1/16W/0402 9 13 LED[15] 4
1 2 RST QH USB_LED_R
POST_FAIL_LED_R GPIO_21 BOOT_SEL_SPI/NANDn NAND_D6 GPIO_27 RESETOUT_DLY[2] R2421 2 NI/THKF/3K/J/1/16W/0402
ADSL_SPI_MOSI GPIO_19 NAND_ENABLE_ECC 1 2 NAND_D7 GPIO_28 MIPS/DDR_CLK_SEL[0] R2431 2 NI/THKF/3K/J/1/16W/0402 GND
NAND_D0 GPIO_5 NAND_ECC_SEL[0] 1 2 NAND_ALEGPIO_29 MIPS/DDR_CLK_SEL[1] R2441 2 NI/THKF/3K/J/1/16W/0402
1 2 7 GURNVB5.OT132A-C
NAND_D1 GPIO_6 NAND_ECC_SEL[1] NAND_WEbGPIO_30 MIPS/DDR_CLK_SEL[2] R2451 2 NI/THKF/3K/J/1/16W/0402 Register/SOIC-14/SN74HC164D
NAND_D2 GPIO_7 NAND_ECC_SEL[2] 1 2 NAND_CLEGPIO_31 MIPS/DDR_CLK_SEL[3] R246 1 2 NI/THKF/3K/J/1/16W/0402
SDRAM and FLASH
Size Document Number Design By: Review By: Rev
Custom LiuDe ZouFei 0.3
Date: Thursday, May 31, 2012 Sheet 5 of 14
5 4 3 2 1
5 4 3 2 1

D D

LD1_+7.7V

+2.5V_LD1 +7.7V_LD1
FB403

MLCC/10uF/K/10V/X5R/0805
+2.5V FB404 THKF/0R/J/1/8W/0805

C/104/M/10V/X5R/0402
THKF/0R/J/1/8W/0805

C90 C101 C93

MLCC/102/K/50V/X7R/0402

MLCC/2.2uF/M/6.3V/X5R/0603

NI/MLCC/10uF/K/10V/X5R/0805

MLCC/104/K/16V/X7R/0402
C88 C166 C165 C163 C164 C23

MLCC/22uF/M/16V/X5R/1206

MLCC/22uF/M/16V/X5R/1206

MLCC/10uF/K/16V/X5R/0805

MLCC/10uF/K/16V/X5R/0805

MLCC/10uF/K/16V/X5R/0805
C96 C990 C89

C/104/M/10V/X5R/0402
C R419 R/1K13/F/1/10W/0603 C
1 2

R435 R/4K22/F/1/10W/0603
1 2
C440
High Current Please keep traces thick (20mil) and
TX path should have minimal board 1 2 R4201 2 C/561/J/50V/NP0/0805 short coming from R411, and R407
capacitance from pins 2 and 4. R462
U101B THKF/137R/F/1/10W/0603 +7.7V_LD1
Please keep traces short. R/499R/F/1/10W/0603
+7.7V_LD1

AFE_TXP D18 D16 LINE_IN_TIP TIP1


AFE_TXN D19 AFE_TXP AFE_PLL_CLK64 T405 L/CM_CHOKE
AFE_TXN U403 NI/D/LMBD7000LT1/100V/200mA/SOT23

17
19

18
7
9
F11
EXTAFE_BONDING_CLK J11 LINE_IN_RING RING1
R423 D401

AVDD_V25
AVDD
AVDD
AVDD
AVDD
EXTAFE_SPI_SSB0 F10
EXTAFE_SPI_CLK
R/294R/F/1/16W/0402
E10 R411
EXTAFE_DATA_SYNC 1 2 20 VDSL_RX_RING
INA1_P
R/2R7/J/1/4W/1206 CON/RJ11/1port_tab_up/gray/through_hole/4pin
B10 C437 D411 R858 NI/R/0R/J/1/8W/0805
EXTAFE_RXD_0 C11 1 14 xDSL_TX_TIP LINE_IN_TIP TIP1
EXTAFE_RXD_1
C/223/J/50V/NP0/1206 C431
INA2_P VON 1 NI/TVS/CDSOD323-T12C
A10 AFE_TXP MLCC/331/J/50V/NP0/0603 xDSL_P G1
EXTAFE_RXD_2

NI/C/181/J/50V/NP0/0402
BCM63168 EXTAFE_RXD_3
B11 2
IP
R458 DSL_P RING2 A5
RING2-
C10 C441 C/223/J/50V/NP0/1206 2 C461 C14 THKF/11R/F/1/10W/0603 C433 T403 NI/L/CM_CHOKE TIP1 A4
EXTAFE_RXD_4 TIP1+
ADSL2+/VDSL AFE EXTAFE_RXD_5
D10 AFE_TXN C/822/J/50V/NP0/1206 4
IN 2
TVS01 RING1 A3
RING1-
R436 DSL_N TIP2 A2
TIP2+

RV/CERAMIC/385-550V/1KA/1pF/SMD-4.5x3.2mm
(2 OF 8) EXTAFE_TXD_0
D13 5
INA2_N
C469 R445 xDSL_N
B13 R442 THKF/88R7/F/1/10W/0603 12 R/2R7/J/1/4W/1206 xDSL_TX_RING LINE_IN_RING RING1
EXTAFE_TXD_1 B12 1 2 1 6 VOP
EXTAFE_TXD_2 INA1_N
C/471/J/50V/NP0/0603 D407

NI/C/181/J/50V/NP0/0402
C13 +7.7V_LD1 VDSL_RX_TIP TVS/CDSOD323-T12C +7.7V_LD1 R857 NI/R/0R/J/1/8W/0805 J402
EXTAFE_TXD_3 C12
EXTAFE_TXD_4
R/294R/F/1/16W/0402 C13
A12 LD1_A/VDSL 8 C/333J/630V/MTLFLM/DIP/PITCH10mm
EXTAFE_TXD_5 5 LD1_CTRL_0 ADSL/VDSL
AFE_RXP A18 E11 R454 1 2 LD1_CTRL1 10

NC1/GND

NC2/GND
A19 AFE_RXP EXTAFE_TXD_6 E13 CTRL1
AFE_RXN
AFE_RXN EXTAFE_TXD_7
R450 1 2 LD1_CTRL2 11
CTRL2
xDSL_RX_TIP
F13 R451 1 2 LD1_CTRL3 15 D402

GND
B18 EXTAFE_TXD_8 CTRL3
AFE_INDSWP R452 1 2 LD1_CTRL4 16 xDSL_RX_RING
AFE_INDSWN B19 AFE_INDSWP D12 CTRL4
AFE_INDSWN EXTAFE_PEAK_LD_CTRL_0 E12 THKF/10K/J/1/16W/0402
21

13
EXTAFE_PEAK_LD_CTRL_1 THKF/10K/J/1/16W/0402 XDSLD/QFN20/BCM6302 NI/D/LMBD7000LT1/100V/200mA/SOT23
THKF/10K/J/1/16W/0402 R463 R455 D410
THKF/10K/J/1/16W/0402 R/499R/F/1/10W/0603 C436 NI/TVS/CDSOD323-T12C
U/FCBGA-21*21mm/BCM63168 1 2 1 2 C/561/J/50V/NP0/0805
THKF/137R/F/1/10W/0603
R409 R/4K22/F/1/10W/0603
1 2

R427 R/1K13/F/1/10W/0603
1 2

HYBRID
R468 C456 NI/TVS/CDSOD323-T12C
R/0R/J/1/16W/0402 C/220/J/50V/NP0/0805 D418
T404

R466 C473 T/TRTEP13S-U625B015


R/324R/F/1/16W/0402C/562/J/50V/NP0/0805
C442 xDSL_TX_TIP 4 16 LINE_IN_TIP
MLCC/103/J/50V/NP0/0805
* *
C445
MLCC/103/J/50V/NP0/0805 L406 DSL_P 2 11 xDSL_P
1 2 R421 R/698R/F/1/10W/0603 DSL_N 3 14 xDSL_N

THKF/0R/J/1/8W/0805 *
R472 xDSL_TX_RING 1 9 LINE_IN_RING
NI/R/0R/J/1/10W/0603 L404 C463 R422 xDSL_RX_TIP 8
L/68uH/85mA/1210 C/473/J/50V/NP0/1206 R/121R/F/1/16W/0402

AFE_RXP C444 6
NI/C/104/K/50V/X7R/0805 R470
* *C465 7
R/0R/J/1/10W/0603 R439 NI/C/104/K/50V/X7R/0805
AFE_INDSWP
NI/R/432R/F/1/8W/0805 xDSL_RX_RING 5
R471
R/0R/J/1/10W/0603 C462
AFE_INDSWN R438 NI/C/104/K/50V/X7R/0805
NI/R/432R/F/1/8W/0402 D408
TVS/CDSOD323-T12C
B AFE_RXN R424 B
L405 R/121R/F/1/16W/0402
L/68uH/85mA/1210
C464
* *
C443 C/473/J/50V/NP0/1206
C446 MLCC/103/J/50V/NP0/0805 R426
MLCC/103/J/50V/NP0/0805 L407 R/698R/F/1/10W/0603
1 2

THKF/0R/J/1/8W/0805 *
R467
R/324R/F/1/16W/0402
C474 C/562/J/50V/NP0/0805
* *
R469 C459 C/220/J/50V/NP0/0805
D417
R/0R/J/1/16W/0402 NI/TVS/CDSOD323-T12C

AFE Version A.7.2.30


AFE ID:0X10608700

A A

GURNVB5.OT132A-C

EXT AFE-Bonding or 30A Profile


Size Document Number Design By: Review By: Rev
E LiuDe ZouFei 0.3
Date: Thursday, May 31, 2012 Sheet 6 of 14
5 4 3 2 1
5 4 3 2 1

MII/TMII/RGMII - Layout Guidelines & Notes


1. Route traces with 50ohm characteristic impedance.
MII/GMII/RGMII - Layout Guidelines & Notes
1. Route traces with 50ohm characteristic impedance.
2. Match trace lengths to a tolerance of 385 mil within 2. Match trace lengths to a tolerance of 9.8mm.
TX and RX separately. 3. Keep the receive and transmit signals kept away from
each other and other analog and clock signals.
3. Keep the receive and transmit signals kept away from CONNECT MIIx_VDDO1 & 2 TO 3.3V WHEN USED IN MII, RvMII, TMII MODE, OR WHEN NOT USED 4.Voltage on PHY and CPU's VDD pins must be the
each other and other analog and clock signals. CONNECT MIIx_VDDO1 & 2 TO 2.5V WHEN USED IN RGMII MODE, OR WHEN NOT USED same and must match the rgmii mode selected.
4. Place capacitors and ferrite beads close to VDD
traces and routes short.
+3.3V 3V3_PHY

+2.5V 2V5_PHY

MII3 MII1 FB11 FB/600ohm/0.4ohm/1A/0603


+2.5V +2.5V
FB16 FB/600ohm/0.4ohm/1A/0603 C7 C80
D C527 C532 D
MLCC/104/M/10V/X5R/0402 C/104/K/16V/X7R/0402 C/4.7uF/M/6.3V/X5R/0603
C/105/K/6.3V/X5R/0402
No decoupling cap
necessary when C15 C84
MII port not used. +2.5V
C/104/K/16V/X7R/0402 C/4.7uF/M/6.3V/X5R/0603

M6

R6

U6
P6

Y8
Y9

V6
L6
U101D

MII4_VDDO_1
MII4_VDDO_2
MII3_VDDO_1
MII3_VDDO_2
MII2_VDDO_1
MII2_VDDO_2
MII1_VDDO_1
MII1_VDDO_2
N4 T4 RGMII_GTX_CLK
P4 MII3_GTX_CLK MII1_GTX_CLK V4 RGMII_TXEN
N10 MII3_TXEN MII1_TXEN W2
N5 MII3_TXER MII1_TXER T5 RGMII_TXD0
N6 MII3_TXD[0] MII1_TXD[0] T6 RGMII_TXD1
P5 MII3_TXD[1] MII1_TXD[1] U5 RGMII_TXD2
R5 MII3_TXD[2] MII1_TXD[2] U4 RGMII_TXD3
N9 MII3_TXD[3] MII1_TXD[3] V3
MII3_TXCLK MII1_TXCLK R1 T1
BCM63168 R/0R/J/1/10W/0603 T/ENET/SMD-1.27mm/24PIN/G2405CG
3V3_PHY GPHY_DP3 TD4+ 2 TD1+ 1:1 MX1+ 23 MDX3_P

1
2V5_PHY
MII INTERFACES D1 TVS/5V/SOD323/SESLC5VD323-2B

1
(4 OF 8) Place R544\R546\R550\R554\R556\R557 close to 6368 C/104/K/16V/X7R/0402 1 TCT1 MCT1 24 MCT

2
N2 T1 RGMII_RX_CLK MII outputs have 50 driver impedance. Use value to match C/104/K/16V/X7R/0402 R4 C6 C/104/K/16V/X7R/0402 R2 R/75R/F/1/16W/0402
P3 MII3_RXCLK MII1_RXCLK V2 RGMII_RXDV C33 C24 C28 C81 C/10uF/M/6.3V/X5R/0805 R/0R/J/1/10W/0603
trace impedance.

2
P9 MII3_RXDV MII1_RXDV T2 C/104/K/16V/X7R/0402 GPHY_DN3 TD4- 3 TD1- MX1- 22 MDX3_N
P10 MII3_RXER MII1_RXER R2 Rtrace = Rterm + Rdriver. Increase value to reduce EMC. U4 R5
P11 MII3_COL MII1_COL R3 R/0R/J/1/10W/0603

29
34
MII3_CRS MII1_CRS

1
N1 T3 RGMII_RXD0 QFN48_7X7+EP GPHY_DN2 TD3- 5 TD2+ 1:1 MX2+ 20 MDX2_N J1
MII3_RXD[0] MII1_RXD[0]

CN/RJ45/1port_tab_down/90/yellow(114C)/DIP-8pin/15.2*17.6*12.65mm
N3 U1 RGMII_RXD1 U/Transceiver/MLP-48/B50610C1KMLG/Broadcom

OVDD_RGMII_1
OVDD_RGMII_2
OVDD
P1 MII3_RXD[1] MII1_RXD[1] U2 RGMII_RXD2 RGMII_GTX_CLKR6 R/22R/J/1/16W/0402 GTXCLK 40 14 GPHY_DP0 D2 TVS/5V/SOD323/SESLC5VD323-2B A8

1
MII3_RXD[2] MII1_RXD[2] GTXCLK TRD0_P P8
P2
MII3_RXD[3] MII1_RXD[3]
U3 RGMII_RXD3 RGMII_TXEN R8 R/22R/J/1/16W/0402 TXEN 35
TX_EN Route TRD+/- pairs with 4 TCT2 MCT2 21 A7
P7

2
15 GPHY_DN0 100-ohms differential trace immpedance R9 C17 C/104/K/16V/X7R/0402 R7 R/75R/F/1/16W/0402 A6
RGMII_TXD0 R10 R/22R/J/1/16W/0402 TXD0 39 TRD0_N R/0R/J/1/10W/0603 A5 RX-

2
RGMII_TXD1 R11 R/22R/J/1/16W/0402 TXD1 38 TXD0 18 GPHY_DP1 GPHY_DP2 TD3+ 6 TD2- MX2- 19 MDX2_P A4 P5
RGMII_TXD2 R12 R/22R/J/1/16W/0402 TXD2 37 TXD1 TRD1_P A3 P4
K1 MII_MDC RGMII_TXD3 R68 R/22R/J/1/16W/0402 TXD3 36 TXD2 17 GPHY_DN1 R13 A2 RX+
MII_MDC K2 MII_MDIO TXD3 TRD1_N GPHY_DP1 R/0R/J/1/10W/0603 TD2+ 8 TD3+ 1:1 MX3+ 17 MDX1_P A1 TX-
MII_MDIO TX+

1
Place R529\R532\R533\R534\R535\R536 close to 54610. TRD2_P
20 GPHY_DP2
3V3_PHY
MII outputs have 50 driver impedance. Use value to match D3 TVS/5V/SOD323/SESLC5VD323-2B

1
21 GPHY_DN2 7 18
trace impedance. TRD2_N
TCT3 MCT3

2
L4 E5 C20 C/104/K/16V/X7R/0402 R59 R/75R/F/1/16W/0402
L5 RESERVED_15 RESERVED_1 F6 Rtrace = Rterm + Rdriver. Increase value to reduce EMC. 24 GPHY_DP3 R35

2
M2 RESERVED_16 RESERVED_2 F17 R/22R/J/1/16W/0402 TRD3_P R64 GPHY_DN1 R/0R/J/1/10W/0603 TD2- 9 TD3- MX3- 16 MDX1_N
M3 RESERVED_17 RESERVED_3 J9 RGMII_RX_CLK R46 RXC 33 23 GPHY_DN3 R/4K7/J/1/16W/0402
M5 RESERVED_18 RESERVED_4 J10 RGMII_RXDV RXDV 26 RXC TRD3_N R40
T9 RESERVED_19 RESERVED_5 J15 R47 R/22R/J/1/16W/0402 RX_DV GPHY_DN0 R/0R/J/1/10W/0603 TD1- 11 TD4+ 1:1 MX4+ 14 MDX0_N
RESERVED_20 RESERVED_6

1
U9 J17
C U10 RESERVED_21 RESERVED_7 K3 BCM50612E 45 GPHY_LED1 R60 NI/R/0R/J/1/16W/0402 D4 TVS/5V/SOD323/SESLC5VD323-2B C

1
TP3 TP_10 Y7 RESERVED_22 RESERVED_8 K4 RGMII_RXD0 R48 R/22R/J/1/16W/0402 RXD0 32 LED1 44 GPHY_LED2 R43 NI/R/0R/J/1/16W/0402 10 TCT4 MCT4 15
RESERVED_23 RESERVED_9 RXD0 LED2

2
Y14 K5 RGMII_RXD1 R49 R/22R/J/1/16W/0402 RXD1 31 43 GPHY_LED3 R67 R/0R/J/1/16W/0402 WAN_50612E_LED 4 C19 C/104/K/16V/X7R/0402 R58 R/75R/F/1/16W/0402
TP4 TP_10 AA13 RESERVED_24 RESERVED_10 K6 RGMII_RXD2 R50 R/22R/J/1/16W/0402 RXD2 28 RXD1 LED3 42 GPHY_LED4 R66 NI/R/4K7/J/1/16W/0402 R41

2
TP5 TP_10 AA17 RESERVED_25 RESERVED_11 L1 RGMII_RXD3 R51 R/22R/J/1/16W/0402 RXD3 27 RXD2 LED4 GPHY_DP0 R/0R/J/1/10W/0603 TD1+ 12 TD4- MX4- 13 MDX0_P
TP6 TP_10 AB13 RESERVED_26 RESERVED_12 L2 RXD3
RESERVED_27 RESERVED_13 L3 R42
RESERVED_14

C500 NI/C/2R7/C/50V/NP0/0402

C501 NI/C/2R7/C/50V/NP0/0402

C502 NI/C/2R7/C/50V/NP0/0402
C503 NI/C/2R7/C/50V/NP0/0402

C504 NI/C/2R7/C/50V/NP0/0402
C505 NI/C/2R7/C/50V/NP0/0402

C506 NI/C/2R7/C/50V/NP0/0402

C507 NI/C/2R7/C/50V/NP0/0402
4 R/4K7/J/1/16W/0402 C16
R57 R/1K5/F/1/16W/0402 REGIN C/102/K/3KV/Y5P/RAD-7.5mm
3V3_PHY
IC/CPU/FCBGA-21*21mm/BCM63168 MII_MDC R39 R/22R/J/1/16W/0402 48
MII_MDIO 47 MDC
C/270/J/50V/NP0/0402 MDIO 3 MDX2_P
REGOUT

1
C79 8
XTALI +1.2V
2
Y1 Y/25MHz/10ppm/2pin 2 GD2
DVDD_1 30 MDX3_P RV/CERAMIC/90V/100A/0.5pF/SMD-4.5mm
R61
DVDD_2

1
7 C70
XTALO C71

NI/R/330K/J/1/16W/0402

C/105/M/6.3V/X5R/0402
C18 MDX2_N

2
1

C/105/M/6.3V/X5R/0402
41 13 C/22uF/M/6.3V/X5R/0805 GD6
PHYA0 AVDDL_1 19 NI/RV/CERAMIC/90V/100A/0.5pF/SMD-4.5mm
C72 AVDDL_2 25 GPHY_AVDDL MDX3_P
AVDDL_3

1
C/270/J/50V/NP0/0402
FB12 MDX2_N

2
C/105/M/6.3V/X5R/0402

C/105/M/6.3V/X5R/0402
11 C26 C25 FB/600ohm/1ohm/500mA/0402 GD3
PLLVDD C73
C/22uF/M/6.3V/X5R/0805
PHY ADDR: 0x18 GPHY_PLLVDD MDX1_P MDX3_N

2
1
RV/CERAMIC/90V/100A/0.5pF/SMD-4.5mm
C30 C78 FB17

C/10uF/M/6.3V/X5R/0805
FB/600ohm/1ohm/500mA/0402 MDX1_P

1
C/105/M/6.3V/X5R/0402
GD5
3V3_PHY NI/RV/CERAMIC/90V/100A/0.5pF/SMD-4.5mm GD1
MDX3_N

2
5,6 46 22 GPHY_AVDD
POR_RESET_B RESET AVDD_2 16
AVDD_1 12 C27 C32 MDX1_N
2

2
BIASVDD

C/105/M/6.3V/X5R/0402

C/105/M/6.3V/X5R/0402
C29 C69 RV/CERAMIC/90V/100A/0.5pF/SMD-4.5mm

C/10uF/M/6.3V/X5R/0805
9 R65 C/22uF/M/6.3V/X5R/0805
XTALVDD R/0R/J/1/10W/0603 MDX2_P MDX0_P

1
1
GPHY_XTALVDD
GD4 GD7
10 C31 NI/RV/CERAMIC/90V/100A/0.5pF/SMD-4.5mm RV/CERAMIC/90V/100A/0.5pF/SMD-4.5mm

PADDLE_GND
RDAC

C/105/M/6.3V/X5R/0402
MDX0_N MDX0_N

2
TEST2
TEST3
R63

R/1K24/F/1/16W/0402
6
5

49
B B

3V3_PHY R55 R/4K7/J/1/16W/0402


R56 R/4K7/J/1/16W/0402
To support EEE sleep/wark power surges,set C28 to 10uF,
TEST[3:2] = 11 for PHYA mode C18,C73 to 22uF and C69 to 33uF,Also install R61
in which addr = 0x18 + PHYA0

B50612E PHY Address Strap the B50612E to RGMII 3.3V mode to preserve LED
configuration and allow LED4 to be compatible with IRQ
PHY Addr TEST[3:2] PHYA0 (open-drain with pull-up). Software configures the
0x00 00 0 B50612E to the correct RGMII mode (2.5V RGMII).
0x01 00 1
0x18 11 0
0x19 11 1
B50612E RGMII MODE SELECTION TABLE
RGMII Mode MODE_SEL[1:0] Pin Configuration
RGMII 3.3V 00 TEST[3:2] = 00 or 11, LED[3]=0 LED[2]=0 LED[4]=0
A A
RGMII 2.5V 01 TEST[3:2] = 00 or 11, LED[3]=0 LED[2]=1 LED[4]=0
RGMII HSTL 10 TEST[3:2] = 00 or 11, LED[3]=1 LED[2]=0 LED[4]=0
Reserved 11 TEST[3:2] = 00 or 11, LED[3]=1 LED[2]=1 LED[4]=0
-> RGMII 3.3V 00 TEST[3:2] = 00 or 11, LED[3]=0 LED[2]=X LED[4]=1
RGMII HSTL 10 TEST[3:2] = 00 or 11, LED[3]=1 LED[2]=X LED[4]=1
X = Don't Care

GURNVB5.OT132A-C

GPHY-BCM50610
Size Document Number Design By: Review By: Rev
D LiuDe ZouFei 0.3
Date: Thursday, May 31, 2012 Sheet 7 of 14
5 4 3 2 1
5 4 3 2 1

+2.5V FB301
T701
T/ENET/DIP-2.0mm/20pin/MT1642CJ
FB/1000ohm/0.3ohm/1A/0805
EPHY_RDP0 1 20 RXP1

Ephy 10/100 and GPHY - Layout Guidelines & Notes C311


MLCC/104/M/10V/X5R/0402
C336
MLCC/10uF/M/6.3V/X5R/0805 EPHY_RDN0 2 19 RXN1
1. Route RDN, RDP and TDN, TDP pairs differentially, with 100ohm 1 2 3 18 TX1C
J705
differential impedance, adjacent to the ground plane. THKF/0R/J/1/16W/0402 1P78 D8
2. Keep differential pairs within a port separated by 3H distance R1008 EPHY_TDN0 4 17 TXN1 D7 D8
D7
and pairs between ports separted by 5H where H is the hieght of traces C301 TXN1
1P45
D6
D5 TX+D
above the ground plane, i.e. H = the dielectric thickness. MLCC/104/M/10V/X5R/0402
D4 D5
3. Match differential pair trace length within the pair (P and N) to 10mils. C314 EPHY_TDP0 5 16 TXP1 TXP1 D3 D4
TX-D
D No need to match trace length between differential pairs (RD and TD). C320 NI/MLCC/4R7/C/50V/NP0/0402
NI/MLCC/4R7/C/50V/NP0/0402
RXN1
RXP1
D2
D1 RX+D D
RX-D
2P78 C8
EPHY_TDP1 6 15 TXP2 C7 C8
TXN2 C6 C7
2P45 C5 RX-C
C316
NI/MLCC/4R7/C/50V/NP0/0402 C4 C5
C315
NI/MLCC/4R7/C/50V/NP0/0402 EPHY_TDN1 7 14 TXN2 TXP2 C3 C4
RXN2 C2 RX+C
8 13 TX2C RXP2 C1 TX-C
TX+C
C302 EPHY_RDP1 9 12 RXP2 3P78 B8
+3.3V B7 B8
C318 MLCC/104/M/10V/X5R/0402
NI/MLCC/4R7/C/50V/NP0/0402 TXN3 B6 B7
C317
U101C NI/MLCC/4R7/C/50V/NP0/0402 3P45 B5 TX+B
EPHY_RDN1 10 11 RXN2 B4 B5
R343 2 2
TXP3 B3 B4
H3 EPHY_TDP1 RXN3 B2 TX-B
R344
THKF/10K/J/1/16W/0402 EPHY_TD0_P H2 EPHY_TDN1 RXP3 B1 RX+B
THKF/10K/J/1/16W/0402 EPHY_TD0_N RX-B
H4 EPHY_RDP1 C327
13,14 PCM_CLK
1 1 E8
D8 PCM_CLK
EPHY_RD0_P
EPHY_RD0_N
H5 EPHY_RDN1 C319 NI/MLCC/4R7/C/50V/NP0/0402
NI/MLCC/4R7/C/50V/NP0/0402
T702
T/ENET/DIP-2.0mm/20pin/MT1642CJ
4P78 A8
A7 A8
13,14 PCM_FSYNC PCM_FSYNC A7
13,14 D9 G3 EPHY_TDP2 TXN4 A6
PCM_SDIN PCM_SDIN EPHY_TD1_P RX-A
E9 G4 EPHY_TDN2 EPHY_RDP2 1 20 RXP3 4P45 A5
13,14 PCM_SDOUT PCM_SDOUT EPHY_TD1_N A5
G1 EPHY_RDP2 A4
EPHY_RD1_P G2 EPHY_RDN2 TXP4 A3 A4
EPHY_RD1_N RXN4 A2 RX+A
F2 EPHY_TDP_3 EPHY_RDN2 2 19 RXN3 RXP4 A1 TX-A
EPHY_TD2_P F3 EPHY_TDN_3 TX+A
C303
EPHY_TD2_N E2 EPHY_RDP_3 MLCC/104/M/10V/X5R/0402 3 18 TX3C
BCM63168 EPHY_RD2_P E1 EPHY_RDN_3 C322 CN/RJ45_Nonshielded/4port_tab_down/Yellow/DIP-32pin/55.5*15.1*16.2MM
EPHY_RD2_N NI/MLCC/4R7/C/50V/NP0/0402 EPHY_TDP2 4 17 TXP3
PHY INTERFACES C321
NI/MLCC/4R7/C/50V/NP0/0402
(3 OF 8) Y2 EPHY_TDP0
GPHY_TRD0_P Y3 EPHY_TDN0
GPHY_TRD0_N AA3 EPHY_RDP0 EPHY_TDN2 5 16 TXN3
GPHY_TRD1_P AA2 EPHY_RDN0

TX1C

TX2C

TX3C

TX4C
1P45

1P78

2P45

2P78

3P45

3P78

4P45

4P78
GPHY_TRD1_N AB2
C C
GPHY_TRD2_P AB1 C324 2 2 2 2 2 2 2 2 2 2 2 2
GPHY_TRD2_N

R329 THKF/75R/J/1/16W/0402

R341 THKF/75R/J/1/16W/0402

R342 THKF/75R/J/1/16W/0402

R330 THKF/75R/J/1/16W/0402

R331 THKF/75R/J/1/16W/0402

R332 THKF/75R/J/1/16W/0402

R333 THKF/75R/J/1/16W/0402

R334 THKF/75R/J/1/16W/0402

R335 THKF/75R/J/1/16W/0402

R337 THKF/75R/J/1/16W/0402

R326 THKF/75R/J/1/16W/0402

R312 THKF/75R/J/1/16W/0402
AC1 C323 NI/MLCC/4R7/C/50V/NP0/0402
GPHY_TRD3_P AC2 NI/MLCC/4R7/C/50V/NP0/0402 EPHY_TDP_3 6 15 TXP4
GPHY_TRD3_N

G6 EPHY_RDAC 1 1 1 1 1 1 1 1 1 1 1 1
EPHY_RDAC AB3 GPHY_RDAC EPHY_TDN_3 7 14 TXN4
GPHY_RDAC 2
2 R304 R303
THKF/1K24/F/1/16W/0402

THKF/1K24/F/1/16W/0402
8 13 TX4C R336
C331 1 2
C333 NI/MLCC/4R7/C/50V/NP0/0402 EPHY_RDP_3 9 12 RXP4
1

NI/R/0R/J/1/10W/0603
NI/MLCC/4R7/C/50V/NP0/0402 C304
1 MLCC/104/M/10V/X5R/0402

EPHY_RDN_3 10 11 RXN4

C330 C329
B3 USB2_PWRON C334
USB_PWRON2/DEVICE_LED

Disc/102/K/3KV/Y5P/RAD-7.5mm/D8*T4mm

Disc/102/K/3KV/Y5P/RAD-7.5mm/D8*T4mm
A2 USB2_PWRFLT C335 NI/MLCC/4R7/C/50V/NP0/0402
USB_PWRFLT2/ACTIVE B1 USB2_DM NI/MLCC/4R7/C/50V/NP0/0402
USB_DM2 B2 USB2_DP
USB_DP2

Route PCIe traces with 100ohm G21 USB_PWRON1


D4
C3
USB1_PWRON
USB1_PWRFLT
differential characteristic impedance. G22 PCIE_REFCLKP USB_PWRFLT1 C1 USB1_DM
PCIE_REFCLKN USB_DM1 C2 USB1_DP
F25 USB_DP1
12 PCIE_CLKP PCIE_CLKOUTP
12 F24 D2 USB_RREF
PCIE_CLKN PCIE_CLKOUTN USB_RREF +3.3V
2
12 G25 C308
PCIE_RDP PCIE_RDP
G24 R325
12 PCIE_RDN PCIE_RDN
MLCC/101/J/50V/NP0/0402

MLCC/104/M/10V/X5R/0402 THKF/4K02/F/1/16W/0402
12 C341 PCIE_TD_P E24
PCIE_TDP PCIE_TD_N F23 PCIE_TDP 1 +5V
12 PCIE_TDN
C342 MLCC/104/M/10V/X5R/0402 PCIE_TDN
12 PCIE_RST 2H23 PCIE_RST_B +5V R994
U906 R/0R/J/1/8W/0805
B B
R318 AD1 UART0_SOUT R993 1 2
THKF/10K/J/1/16W/0402 UART0_SOUT AE1 UART0_SIN 1 9
C343 THKF/10K/J/1/16W/0402
UART0_SIN 2 GND EGND 8
VIN1 VOUT3

1
1 C997 3 7 C140
VIN2 VOUT2 1

C989
USB2_PWRON NI/C/10uF/K/10V/X5R/0805 4 6 +
NI/MLCC/220/J/50V/NP0/0402 IC/CPU/FCBGA-21*21mm/BCM63168 EN/EN VOUT1 5
FLG
C/220uF/M/10V/RAD-2.5
MLCC/104/M/10V/X5R/0402

2
USB2_PWRFLT 2
NI/TPS2065DGNG4 C513
+5V U/USB Switch/MSOP-8/TPS2065DGNG4 VBUS2 NI/C/10uF/K/10V/X5R/0805

S1
+3.3V
2 R360
R348 +5V U907 R/0R/J/1/8W/0805 THKF/0R/J/1/16W/04021 4 1

S1
1 2 VCC
USB2_DM R346 1 2 USB2_DM1 2
USB-DN
THKF/10K/J/1/16W/0402

C998 1 9 USB2_DP R345 1 2 USB2_DP1 3


2 GND EGND 8 2 3 4 USB-DP
VIN1 VOUT3 GND
1

2
1

S2
3 7 C144 THKF/0R/J/1/16W/0402 L916
USB1_PWRON NI/C/10uF/K/10V/X5R/0805 4 VIN2 VOUT2 6 + NI/600@100MHz U908 ESD/smd/2pin/2.1x1.1

S2
EN/EN VOUT1 5 C344 ESD9 ESD8 ESD7
FLG
C/220uF/M/10V/RAD-2.5
2

USB1_PWRFLT MLCC/104/M/10V/X5R/0402 J8 J7

1
NI/TPS2065DGNG4 CN/USB-A/F/1port/DIP-4+2PIN/shihui ESD/smd/2pin/2.1x1.1 CN/USB-A/F/180/1*4PIN/1port/USB-13.7/180DIP
U/USB Switch/MSOP-8/TPS2065DGNG4 VBUS1 ESD/smd/2pin/2.1x1.1
C512
NI/C/10uF/K/10V/X5R/0805
THKF/0R/J/1/16W/04021 4 1 6 NI/TVS/Array/5V/25A/500W/10pF/SOT-143/SR05
USB1_DM R340 1 2 USB1_DM1 2 VCC GND
USB1_DP R339 1 2 USB1_DP1 3 D-
2 3 4 D+ 5
GND GND
2

THKF/0R/J/1/16W/0402 L917
NI/600@100MHz U909 ESD/smd/2pin/2.1x1.1
ESD12 ESD11 ESD10
1

ESD/smd/2pin/2.1x1.1
R529 460ohm 230ohm
A USB_500mA USB_1A NI/TVS/Array/5V/25A/500W/10pF/SOT-143/SR05 A

USB2.0 - Layout Guidelines & Notes ESD/smd/2pin/2.1x1.1 +3.3V


1. The Dp and Dn traces are length matched, with max differential skew, within 20mils 1
C992

J708
2. Differential trace length must be less than 5 inches 2 R999
3. No more than 2 vias per trace, prefer zero. 1
MLCC/104/M/10V/X5R/0402
4. Never split the ground plane under differential pair routing
2 2
3
SERIAL CONSOLE
5. Route differential pairs above the GND plane. R327 THKF/1K/J/1/16W/0402 4 PORT
6. Differential impedance is 90 ohms for USB. R328 THKF/1K/J/1/16W/0402 1
NI/R/1Kohm/1%/0402
7. Adjacent differential pairs should be separated by at least 3 times the trace width. 1
1
2
2
SOUT
SIN
GURNVB5.OT132A-C
Header/male/180/1*4/6-2.54-3MM/black/DIP-2.54mm/PIN 0.64*0.64MM
(e.g. 7.5 mil trace, leave >22.5mils between adjacent diff pairs) 1 1
8. Stitch gnd vias around each differential pair, but NOT between a given pair. Quad EPHY-UART-USB
C993

C994

Size Document Number Design By: Review By: Rev


NI/MLCC/104/M/10V/X5R/0402 NI/MLCC/104/M/10V/X5R/0402 C LiuDe ZouFei 0.3
2 2
Date: Thursday, May 31, 2012 Sheet 8 of 14
5 4 3 2 1
5 4 3 2 1

D D

U101H

B4
DECT_XTALP A4
DECT_XTALN

BCM63168
DECT
(8 OF 8)
C C

B7
DECT_TDO C7
DECT_RDI

DGND

B5
DECT_MWR_LE B6
DECT_MWR_SIO A6
DECT_MWR_SK
A7
DECT_RFCLK

B B
IC/CPU/FCBGA-21*21mm/BCM63168

A A

GURNVB5.OT132A-C

DECT
Size Document Number Design By: Review By: Rev
B LiuDe ZouFei 0.3
Date: Thursday, May 31, 2012 Sheet 9 of 14
5 4 3 2 1
5 4 3 2 1

+1.2V
U101E FB601
+3.3V AFE_ADC_AVDD1P2

A13 B16 AFE_ADC_AVDD1P2 Chip_FB/600ohm/?à25%/0.8ohm/500mA/0402


D7 VDDO3P3_1 AFE_ADC_AVDD1P2 A16 AFE_RX_AVDD2P5 C608 C609
F21 VDDO3P3_2 AFE_RX_AVDD2P5 A21 AFE_TX_AVDD2P5 MLCC/102/K/50V/X7R/0402 MLCC/104/M/10V/X5R/0402
C601 C602
H1 VDDO3P3_3 AFE_TX_AVDD2P5 B21 AFE_DAC_AVDD1P2 +2.5V
C603 C604 C605 C606 C607
MLCC/104/M/10V/X5R/0402 AC3 VDDO3P3_4 AFE_DAC_AVDD1P2 D20 AFE_PLL_AVDD2P5
VDDO3P3_5 AFE_PLL_AVDD2P5 FB602
MLCC/2.2uF/M/6.3V/X5R/0603 MLCC/104/M/10V/X5R/0402 MLCC/104/M/10V/X5R/0402 F18 AFE_ADCREF AFE_RX_AVDD2P5
+2.5V MLCC/2.2uF/M/6.3V/X5R/0603 MLCC/104/M/10V/X5R/0402 MLCC/104/M/10V/X5R/0402 H20 AFE_ADCREF E19 AFE_DACREF
OTP_VDD2P5 BCM63168 AFE_DACREF
Chip_FB/600ohm/?à25%/0.8ohm/500mA/0402
K25 POWER C640 C641 C610 C625
L20 VDDO1P8_1 MLCC/104/M/10V/X5R/0402 NI/MLCC/104/M/10V/X5R/0402
VDDO1P8_2 MLCC/105/M/6.3V/X5R/0402
C701 C626 P22 (5 OF 8) MLCC/102/K/50V/X7R/0402 +2.5V
+1.5V T20 VDDO1P8_3 C6 DECT_AVDD1P2_DAC
MLCC/104/M/10V/X5R/0402 VDDO1P8_4 DECT_DAC_AVDD1P2 FB603
MLCC/104/M/10V/X5R/0402 T25 E7 DECT_AVDD2P5_D2S AFE_TX_AVDD2P5
D
U20 VDDO1P8_5 DECT_D2S_AVDD2P5 F7 DECT_LDO_VREF D
Y22 VDDO1P8_6 DECT_LDO_VREF D6 DECT_AVDD2P5_XORF Chip_FB/600ohm/?à25%/0.8ohm/500mA/0402
VDDO1P8_7 DECT_XORF_AVDD2P5 C5 DECT_AVDD1P2_XO C615 C611 C612
J13 DECT_XO_AVDD1P2 MLCC/102/K/50V/X7R/0402 MLCC/105/M/6.3V/X5R/0402
C671 C685 C627 C628 C629 C630 C613 C614 MLCC/106/K/6.3V/X5R/0603
MLCC/104/M/10V/X5R/0402 MLCC/104/M/10V/X5R/0402 MLCC/104/M/10V/X5R/0402 J14 VDDC1P2_1 +1.2V
C/4.7uF/K/6.3V/X5R/0603 VDDC1P2_2
+1.2V C/4.7uF/K/6.3V/X5R/0603 MLCC/104/M/10V/X5R/0402 MLCC/104/M/10V/X5R/0402 MLCC/104/M/10V/X5R/0402 K12 FB604
K13 VDDC1P2_3 AFE_DAC_AVDD1P2
K14 VDDC1P2_4 E3 EPHY_BVDD2P5
L12 VDDC1P2_5 EPHY_BVDD2P5 H6 Chip_FB/600ohm/?à25%/0.8ohm/500mA/0402
L13 VDDC1P2_7 EPHY_AVDD1P2_1 J6 EPHY_AVDD1P2 C616 C631
L14 VDDC1P2_8 EPHY_AVDD1P2_2 F4 EPHY_PLLVDD1P2 MLCC/102/K/50V/X7R/0402
C638 C647 C700 C632 C617 C618 C619 C620 C621 C622 C623 C633 C624 C634 C635 MLCC/105/M/6.3V/X5R/0402
MLCC/106/K/6.3V/X5R/0603 MLCC/104/M/10V/X5R/0402 L15 VDDC1P2_9 EPHY_PLLVDD1P2 +2.5V
MLCC/106/K/6.3V/X5R/0603 MLCC/106/K/6.3V/X5R/0603 MLCC/104/M/10V/X5R/0402 M9 VDDC1P2_10
VDDC1P2_11 FB617
MLCC/104/M/10V/X5R/0402 MLCC/106/K/6.3V/X5R/0603 MLCC/104/M/10V/X5R/0402 M10 W1 GPHY_BVDD3P3 AFE_PLL_AVDD2P5
MLCC/106/K/6.3V/X5R/0603 MLCC/106/K/6.3V/X5R/0603 MLCC/104/M/10V/X5R/0402 M11 VDDC1P2_12 GPHY_BVDD3P3 Y5 GPHY_AVDD1P2
+1.2V MLCC/106/K/6.3V/X5R/0603 MLCC/104/M/10V/X5R/0402 M12 VDDC1P2_13 GPHY_AVDD1P2_1 Y4 Chip_FB/600ohm/?à25%/0.8ohm/500mA/0402
MLCC/106/K/6.3V/X5R/0603 MLCC/104/M/10V/X5R/0402 M13 VDDC1P2_14 GPHY_AVDD1P2_2 W5 GPHY_AVDD3P3 C636 C637
M14 VDDC1P2_15 GPHY_AVDD3P3_1 W4 MLCC/105/M/6.3V/X5R/0402 +1.2V
+3.3V M15 VDDC1P2_16 GPHY_AVDD3P3_2 AA4 GPHY_PLLVDD1P2 MLCC/102/K/50V/X7R/0402
C687
M16 VDDC1P2_17 GPHY_PLLVDD1P2
VDDC1P2_18 FB605
MLCC/106/K/6.3V/X5R/0603 M17 DECT_AVDD1P2_DAC
N11 VDDC1P2_19
N12 VDDC1P2_20
C66 C67 C64 C65 Chip_FB/600ohm/?à25%/0.8ohm/500mA/0402
N13 VDDC1P2_21 H24 PCIE_PLL_AVDD1P2
Isolate ball R15 and connect only to 1P2SWREG1_VFB C650 C651
VDDC1P2_22 PCIE_PVDD1P2
C/10uF/M/6.3V/X5R/0805

C/10uF/M/6.3V/X5R/0805

C/10uF/M/6.3V/X5R/0805

C/10uF/M/6.3V/X5R/0805

N14 G23 PCIE_AVDD1P2 MLCC/102/K/50V/X7R/0402 MLCC/105/M/6.3V/X5R/0402


for accurate voltage sense. N15 VDDC1P2_23 PCIE_AVDD1P2 +2.5V
N16 VDDC1P2_24
VDDC1P2_25 FB606
N17 DECT_AVDD2P5_D2S
P12 VDDC1P2_26
4 CORE_VFB VDDC1P2_27
P13 J23 SYSPLL_AVDD2P5 Chip_FB/600ohm/?à25%/0.8ohm/500mA/0402
P14 VDDC1P2_28 SYSPLL_AVDD2P5
C656 C657
P15 VDDC1P2_29 MLCC/102/K/50V/X7R/0402
VDDC1P2_30 MLCC/105/M/6.3V/X5R/0402
P16 +2.5V
P17 VDDC1P2_31
VDDC1P2_32 FB607
R11 D3 USB_AVDD3P3 DECT_AVDD2P5_XORF
R12 VDDC1P2_33 USB_AVDD3P3 A1 USB_AVDD2P5
R13 VDDC1P2_34 USB_AVDD2P5 D1 USB_AVDD1P2 Chip_FB/600ohm/?à25%/0.8ohm/500mA/0402
R14 VDDC1P2_35 USB_AVDD1P2
C C659 C660 C
R15 VDDC1P2_36 MLCC/102/K/50V/X7R/0402
VDDC1P2_37 MLCC/105/M/6.3V/X5R/0402
T12 +1.2V
T13 VDDC1P2_38
VDDC1P2_39 FB608
T14 F8 DECT_AVDD1P2_XO
U12 VDDC1P2_40 GND_19 F9
U13 VDDC1P2_41 GND_20 F12 Chip_FB/600ohm/?à25%/0.8ohm/500mA/0402
U14 VDDC1P2_42 GND_21 F14 C669 C670
VDDC1P2_43 GND_22 F15 MLCC/102/K/50V/X7R/0402
GND_23 MLCC/105/M/6.3V/X5R/0402
G5 +2.5V
GND_24 H21
GND_25 FB609
AE17 H22 EPHY_BVDD2P5
AE13 PA_2G_CORE0_VDD3P3 GND_26 J5 C672
AC13 PA_5G_CORE0_VDD3P3 GND_27 J12 Chip_FB/600ohm/?à25%/0.8ohm/500mA/0402
PAD_5G_CORE0_VDD3P3 GND_28 J16 MLCC/104/M/10V/X5R/0402
AE8 GND_29 J20 +1.2V
AE4 PA_2G_CORE1_VDD3P3 GND_30 K10
AC6 PA_5G_CORE1_VDD3P3 GND_31 K11 EPHY_AVDD1P2 R610 2 1
PAD_5G_CORE1_VDD3P3 GND_32 K15
GND_33 K16 THKF/0R/J/1/16W/0402
GND_34 K17 C676
Y12 GND_35 L9 NI/MLCC/105/M/6.3V/X5R/0402 +1.2V
WLAN_AFE_VDD1P2 GND_36 L10
GND_37 FB610
L11 EPHY_PLLVDD1P2
GND_38 L16
GND_39 L17 Chip_FB/600ohm/?à25%/0.8ohm/500mA/0402
GND_40 L22 C678
AD11 GND_41 M4
WLAN_VDD1P2_1 GND_42 MLCC/105/M/6.3V/X5R/0402
AE11 N25 +3.3V
WLAN_VDD1P2_2 GND_43 P20
GND_44 FB611
R4 GPHY_BVDD3P3
GND_45 R9
GND_46 R10 Chip_FB/600ohm/?à25%/0.8ohm/500mA/0402
GND_47 R17 C679
AE15 GND_48 R20
LNA_CORE0_VDD1P2 GND_49 MLCC/105/M/6.3V/X5R/0402
AE6 T10 +1.2V
LNA_CORE1_VDD1P2 GND_50 T11
AC17 GND_51 T15 GPHY_AVDD1P2 R611 2 1
B LOGEN_VDD1P2 GND_52 T16 B
GND_53 T17 THKF/0R/J/1/16W/0402
GND_54 U11 C683
GND_55 U15
GND_56 MLCC/105/K/25V/X7R/0603
U16 0603 +3.3V
GND_57 U17
AD23 GND_58 U22 GPHY_AVDD3P3 R612 2 1THKF/0R/J/1/16W/0402
Y17 XTAL_LDO_VDD3P3 GND_59 V5
XTAL_VREF GND_60 W3
GND_61 W6 C684
GND_62 W25
GND_63 MLCC/105/K/25V/X7R/0603
AD22 Y1 0603 +1.2V
AE20 RFLDO_VIN3P3 GND_64 Y10
RFLDO_VOUT1P3 GND_65 FB612
Y19 Y11 GPHY_PLLVDD1P2
RFLDO_VREF GND_66 Y13
GND_67 Y15 Chip_FB/600ohm/?à25%/0.8ohm/500mA/0402
GND_68 Y20 C688
GND_69 AA6
GND_70 MLCC/105/M/6.3V/X5R/0402
AA21 +1.2V
AE21 GND_71 AB10
BB_PLL_VDD1P2 GND_72 FB613
AB11 PCIE_AVDD1P2 ~ 100mA
GND_73 AC9
GND_74 AC10 Chip_FB/470ohm/25%/0.2ohm/1A/0603
GND_75 AC11 C690 C691 DCR = 0.2 ohms
AE22 GND_76 AC12 MLCC/104/M/10V/X5R/0402
RF_VCO_VDD1P2 GND_77 MLCC/106/K/6.3V/X5R/0603
AE23 AD2 0603 +1.2V
RF_PLL_VDD1P2 GND_78 AD3 +3.3V
GND_79 FB614
AD4 PCIE_PLL_AVDD1P2 ~ 120mA
GND_80 AD5 USB_AVDD3P3 R616 2 1THKF/0R/J/1/16W/0402
A3 GND_81 AD6 Chip_FB/470ohm/25%/0.2ohm/1A/0603
GND_1 GND_82
R624 2 1 RF_PLL_VDD1P2 B17 AD7 C692 C693 C694 DCR = 0.2 ohms
THKF/0R/J/1/16W/0402 B20 GND_2 GND_83 AD8 NI/MLCC/105/M/6.3V/X5R/0402 MLCC/104/M/10V/X5R/0402
GND_3 GND_84 MLCC/106/K/6.3V/X5R/0603
C4 AD9 +2.5V 0603 +2.5V
C17 GND_4 GND_85 AD10
C689 FB615
GND_5 GND_86
MLCC/105/M/6.3V/X5R/0402C18 GND_6 GND_87
AD12 USB_AVDD2P5 R617 2 1THKF/0R/J/1/16W/0402 SYSPLL_AVDD2P5
Components inside dashed outline must be placed exactly as per BCM96362ADVNGR2 layout. C19 AD13
C20 GND_7 GND_88 AD14 C695 Chip_FB/600ohm/?à25%/0.8ohm/500mA/0402
D5 GND_8 GND_89 AD15 NI/MLCC/105/M/6.3V/X5R/0402
A C698 C699 A
D11 GND_9 GND_90 AD16 +1.2V
GND_10 GND_91 MLCC/105/M/6.3V/X5R/0402
D17 AD17 FB616 MLCC/104/M/10V/X5R/0402
GND_11 GND_92
E4
E6 GND_12 GND_93
AD18
AD19
USB_AVDD1P2 Keep voltage drop across ferrite beads
E14 GND_13 GND_94 AD24 Chip_FB/600ohm/?à25%/0.8ohm/500mA/0402 to less than 1% of supply voltage.
E17 GND_14 GND_95 AD25 C696 C697
E18 GND_15 GND_96 AE2 MLCC/102/K/50V/X7R/0402
GND_16 GND_97 MLCC/105/M/6.3V/X5R/0402
E20 AE10
F5 GND_17 GND_98 AE19
GND_18 GND_99

GURNVB5.OT132A-C
IC/CPU/FCBGA-21*21mm/BCM63168
POWER FILTERING
Size Document Number Design By: Review By: Rev
C LiuDe ZouFei 0.3
Date: Thursday, May 31, 2012 Sheet 10 of 14
5 4 3 2 1
5 4 3 2 1

D The following traces must have 50 ohm RF impedance D

TXG_0, TXG0_IN, TXG0_OUT, TXG0_OUT_0


RXG_0, RXG0_OUT, RXG0_IN, RXG0_IN_0
RXA_0, RXA0_OUT, RXA0_IN, RXA0_IN_0
TXA_0, TXA0_IN, TXA0_OUT, TXA0_OUT_0

TXG_1, TXG1_IN, TXG1_OUT, TXG1_OUT_0


RXG_1, RXG1_OUT, RXG1_IN, RXG1_IN_0
RXA_1, RXA1_OUT, RXA1_IN, RXA1_IN_0
TXA_1, TXA1_IN, TXA1_OUT, TXA1_OUT_0

A0, WLAN_A0, A1, WLAN_A1

U101G

AA19
AC19 MIMOPHY_CORE0_ANT_SHD
AC20 MIMOPHY_CORE0_ANT0_RX BCM63168
AB21 MIMOPHY_CORE0_ANT0_TX AE18
AB16 MIMOPHY_CORE0_ANT1_RX 802.11n WLAN TX_2G_CORE0 AE16
MIMOPHY_CORE0_ANT1_TX RX_2G_CORE0
(7 OF 8)
C AB20 C
AD20 MIMOPHY_CORE1_ANT_SHD AE14
AD21 MIMOPHY_CORE1_ANT0_RX RX_5G_CORE0 AE12
AB18 MIMOPHY_CORE1_ANT0_TX TX_5G_CORE0
AA20 MIMOPHY_CORE1_ANT1_RX
MIMOPHY_CORE1_ANT1_TX

AC21
AC16 MIMOPHY_EXT_LNA_2G_GAIN_0
AC23 MIMOPHY_EXT_LNA_2G_GAIN_1
Y18 MIMOPHY_EXT_LNA_2G_PU_0 AE9
MIMOPHY_EXT_LNA_2G_PU_1 TX_2G_CORE1 AE7
RX_2G_CORE1
AB17
AC22 MIMOPHY_EXT_LNA_5G_GAIN_0
AC15 MIMOPHY_EXT_LNA_5G_GAIN_1 AE5
AA18 MIMOPHY_EXT_LNA_5G_PU_0 RX_5G_CORE1 AE3
MIMOPHY_EXT_LNA_5G_PU_1 TX_5G_CORE1

AA16
AB19 MIMOPHY_PA_CNTRL_2G_0
MIMOPHY_PA_CNTRL_2G_1

AC18
AC14 MIMOPHY_PA_CNTRL_5G_0
MIMOPHY_PA_CNTRL_5G_1
Y16
AA12 RCAL_RES_EXT_CORE
AB12 WLAN_TSSI_0
WLAN_TSSI_1
RCAL_RES_EXT_CORE

IC/CPU/FCBGA-21*21mm/BCM63168

B B

WR706
THKF/14K7/F/1/16W/0402
2

A A

GURNVB5.OT132A-C

WLAN
Size Document Number Design By: Review By: Rev
C LiuDe ZouFei 0.3
Date: Thursday, May 31, 2012 Sheet 11 of 14
5 4 3 2 1
5 4 3 2 1

VBAT2

Place bypass caps

3
VD1
close to each VDD pin. D/fast_switching/250V/0.2A/SOT-23
+3.3V
D D
FB/600ohm/1ohm/500mA/0402

2
VC1 VC2 VC3 VL1 VC4 VC5 VC6

C/4.7uF/M/6.3V/X5R/0603

C/4.7uF/M/6.3V/X5R/0603
+3.3V

C/104/K/16V/X7R/0402

C/104/K/16V/X7R/0402

C/104/K/16V/X7R/0402

C/104/K/16V/X7R/0402
C/104/K/100V/X7R/0805 VC7 VC8 C/104/K/16V/X7R/0402

VR29 VR30 R/200K/F/1/4W/1206


1 2 R/200K/F/1/4W/1206 1 2
VREF2
VR60 VR61 R/200K/F/1/4W/1206
VC9 1 2 R/200K/F/1/4W/1206 1 2
TO_FXO_RING 6,14
C/4.7uF/M/6.3V/X5R/0603 R/3K01/F/1/8W/0805
VC10 VR10 1 2
40 23 8 47 29 TO_FXO_TIP 6,14
C/683/K/100V/X7R/1206 VBAT2
VU1
R/3K01/F/1/8W/0805
IHL DVDD DVDD AVDD2 AVDD1
8,14 PCM_SDOUT PCM_SDOUT 20 VC11 VR11 1 2
+3.3V PCM_SDIN 21 DRA 43
8,14 PCM_SDIN DXA TDC

R/1K/J/1/10W/0603
8,14 PCM_FSYNC PCM_FSYNC 22 44 C/683/K/100V/X7R/1206
PCM_CLK 19 FS RDC
2
R/1K/J/1/16W/0402

8,14 PCM_CLK PCLK 41 VU2 U/SOIC-16/LE89810BSC VR48


18 TAC 42 CN/RJ11/1port_tab_down/black/90DIP-4pin
2 CSEN RAC
VR12 27 2 K/3V/DIP-2.54mm/8pin/G6S-2-3VDC
CSMODE 37 6 VBAT VU3 VJ2
SPI_MOSI_V 16 ILSN R/47K5/F/1/16W/0402 LSN 4 C/223/K/100V/X7R/0805 1 3 VRL1
VR13
1
5,14
5,14
SPI_MOSI_V
SPI_MISO_V
SPI_MISO_V 15 DIN
DOUT
LE89116 RTV
39 1 2 5
RSN
VCC
2 VF1 R/50R/M/3A/RAD-5.0mm 4
SPI_SCK_V 17 38 7 VREF2 VR62 VC12 4 5 1 2 5 A5
48-Pin LQFP

R/150K/J/1/8W/0805
5,14 SPI_SCK_V DCLK IRSN VREF K2A K2B RING2-
5 SPI_SS_B4 14 8 LINE2_TIP A4
SPI_SS_B4 CS IBI TIP1+
C 5 SLIC_IRQ2 13 1 3 6 10 LINE2_RING A3 C
SLIC_IRQ2 SLIC_RST_B 12 INT 10 TIP 2 NC A6 7 R/50R/M/3A/RAD-5.0mm 9 A2 RING1-
5,14 SLIC_RST_B VF2
C/333/K/50V/X7R/0603 RST 36 IBT 16 1 NC/G A7 1 2 8 FB/600ohm/0.3ohm/500mA/0603 TIP2+
VC13
IBO RING
VR14 1 2 4 34 11 1 8 1 +3.3V
R/1M/F/1/10W/0603 2 SWVS IBT 33 IBR 3 K1A K1B 12
SWIS IBR BGND

D/fast_switching/75V/0.2A/LL-34
VC16 2 1 35 9 VC14 U/SOIC-8/SVG170D VC18 VC17 VFB3
NI/R/1K/J/1/16W/0402 3 TFLT TFLT 13 VD2

NC1

NC2

NC3
C/4R0/C/50V/NP0/0603 5 SWISG AGND C/223/K/100V/X7R/0805
VR20 VC19 VC20

C/104/K/16V/X7R/0402

C/104/K/16V/X7R/0402
SWCMP

2
C/390/J/3KV/RAD-7.5/D8*T6mm

C/390/J/3KV/RAD-7.5/D8*T6mm
VC15
6 32

12

14

15
7 SWOUT ICT C/104/K/100V/X7R/0805
SWOUT 30
VC21
C/821/J/50V/NP0/0603 9 ICR

1
11 I/O1 28
2 I/O2 ICG
26
R/1K/J/1/16W/0402

25 I/O3
VR15 VR19 2
I/O4

1 VREF IREF LFC DGND2DGND1AGND2AGND1 VR16


R/402K/F/1/10W/0603

VIN U/LQFP-48/LE89116QVC Chip_FB/600ohm/?à25%/0.8ohm/500mA/0402


1 46 45 1 10 24 48 31
D/fast_switching/75V/0.2A/LL-34

VOIP_EN2
VREF2 VR17 VC23 VC18&VC17 for EMI filter and SURGE protection
C/4.7uF/M/6.3V/X5R/0603

2
C/4.7uF/M/6.3V/X5R/0603

R/75K/F/1/16W/0402

VC22
Diff Pair
R/200R/J/1/8W/0805
2

C/LESR/100uF/M/25V/RAD-2mm

VC80 VC81
1

VD3 VC24
C/104/K/50V/X7R/0603

2 1
Q/-140V/SOT223/ZX5T955G

VR18 +

C/104/K/16V/X7R/0402
VC25

C/104/K/16V/X7R/0402
1

2
3

1
VQ1
1
R/150R/F/1/10W/0603 Q/40V/0.2A/SOT-23/MMBT3904LT1G

VOIP_EN2
VC26 C/223/K/50V/X7R/0603
VBAT2
L/3752TH_Choke/ring/47uH/20%/3.0A/RAD-4.5mm

VR389
VD4
2
4

R/20R/J/1/4W/1206
B B
2 1 1 2
1

D/fast_recovery/200V/1A
3

VQ2 VC27
2

1 VL3 VC30 VC28 VC29


+
C/104/K/250V/X7R/1206

C/104/K/250V/X7R/1206

C/0.47uF/M/100V/RAD-2
2

2
C/22uF/M/100V/RAD-3.5mm

Note:
1

2 1、VRL1 Pin1 and Pin 12 of VRL1 can not swap,


2

+
VR21
Otherwise,VRL1 can not work.
2
1

R/ChipR/THKF/0R03/J/1/4W/1206
1 2、VR10、VR11、VR14、VR15、、VR19、VR29、VR60、VC10、VC11
VR22
、VC13、VC16、VC21close to 89116,Minimize trace lengths
1
3、Minimize trace lengths between VU1 and VU2
VR23
1 2

R/100K/F/1/16W/0402

The red color line indicates high current path.


Short and wide traces should be used and
routed on top-layer. Connect grounded traces
to the ground plane at a single point.

A A

GURNVB5.OT132A-C

FXS
Size Document Number Design By: Review By: Rev
C LiuDe ZouFei 0.3
Date: Thursday, May 31, 2012 Sheet 13 of 14
5 4 3 2 1
5 4 3 2 1

8,13 PCM_SDOUT PCM_SDOUT


PCM_SDIN VBAT1
8,13 PCM_SDIN
8,13 PCM_FSYNC PCM_FSYNC
8,13 PCM_CLK PCM_CLK

3
Place bypass caps VD5
D/fast_switching/250V/0.2A/SOT-23
CPU +3.3V close to each VDD pin.
FB/600ohm/1ohm/500mA/0402
5,13 SPI_MOSI_V
SPI_MOSI_V
5,13 SPI_MISO_V
SPI_MISO_V

2
SPI_SCK_V VC31 VC32 VC33 VL4 VC34 VC35 VC36

C/104/K/100V/X7R/0805
C/4.7uF/M/6.3V/X5R/0603

C/4.7uF/M/6.3V/X5R/0603
5,13 SPI_SCK_V +3.3V
SPI_SS_B1

C/104/K/16V/X7R/0402

C/104/K/16V/X7R/0402

C/104/K/16V/X7R/0402

C/104/K/16V/X7R/0402

C/104/K/16V/X7R/0402
D 5 SPI_SS_B1 D

5 SLIC_IRQ1 VC37 VC38


SLIC_IRQ1

5,13 SLIC_RST_B
SLIC_RST_B

VR27 VR28 R/200K/F/1/4W/1206


1 2 R/200K/F/1/4W/1206 1 2
VREF1
VR31 VR32 R/200K/F/1/4W/1206
1 2 R/200K/F/1/4W/1206 1 2
C/4.7uF/M/6.3V/X5R/0603 VC39 6,13
TO_FXO_RING
VC40 VR33 R/3K01/F/1/8W/0805
POWER SUPPLY: 1 2
VIN=12V
40 23 8 47 29 VU4 C/683/K/100V/X7R/1206 VBAT1 TO_FXO_TIP 6,13

IHL DVDD DVDD AVDD2 AVDD1 VC41 VR35 R/3K01/F/1/8W/0805


+3.3V PCM_SDOUT 20 1 2
PCM_SDIN 21 DRA 43
PCM_FSYNC 22 DXA TDC 44 C/683/K/100V/X7R/1206
PCM_CLK 19 FS RDC
PCLK 2
VR36 41
18 TAC 42 VU5 K/3V/DIP-2.54mm/8pin/G6S-2-3VDC
VR388
R/1K/J/1/16W/0402

27 CSEN RAC 2 CN/RJ11/1port_tab_down/black/90DIP-4pin


2 CSMODE VBAT R/1K/J/1/10W/0603
37 6 C/223/K/100V/X7R/0805 VRL2 VJ1
SPI_MOSI_V 16 ILSN R/47K5/F/1/16W/0402 LSN 4 1 3
VR34
SPI_MISO_V 15 DIN
DOUT
LE89116 RTV
39 1 2 5
RSN
VCC
2 VR63
VU6
4
SPI_SCK_V 17 38 7 VREF1 VC42 4 5 1 2 5 A5
48-Pin LQFP

R/150K/J/1/8W/0805
1 SPI_SS_B1 14 DCLK IRSN 8 VREF K2A K2B LINE1_TIP A4 RING2-
SLIC_IRQ1 13 CS IBI 1 3 6 R/50R/M/3A/RAD-5.0mm 10 LINE1_RING A3 TIP1+
VF3
SLIC_RST_B 12 INT 10 TIP 2 NC A6 7 9 A2 RING1-
RST 36 IBT 16 1 NC/G A7 R/50R/M/3A/RAD-5.0mm 8 FB/600ohm/0.3ohm/500mA/0603 TIP2+
VC43 VF4
IBO RING
R/1M/F/1/10W/0603 VR37 1 2 C/333/K/50V/X7R/0603 4 U/LQFP-48/LE89316QVC 34 11 1 8 1 2 1 +3.3V
2 SWVS IBT 33 IBR 3 K1A K1B 12
VR24
SWIS IBR BGND

C/390/J/3KV/RAD-7.5/D8*T6mm

C/390/J/3KV/RAD-7.5/D8*T6mm
C VC46 2 1 35 9 VC44 VC47VC48 VFB2 FXS C
NI/R/1K/J/1/16W/0402 3 TFLT TFLT 13 U/SOIC-8/SVG170D VC51 VC49

NC1

NC2

NC3
SWISG AGND

D/fast_switching/75V/0.2A/LL-34
C/4R0/C/50V/NP0/0603 5

C/104/K/16V/X7R/0402

C/104/K/16V/X7R/0402
SWCMP C/223/K/100V/X7R/0805 VC45

2
6 32 VD6

12

14

15
7 SWOUT ICT
SWOUT 30 U/SOIC-16/LE89810BSC C/104/K/100V/X7R/0805
VC50
C/821/J/50V/NP0/0603 9 ICR
11 I/O1 28
2

1
26 I/O2 ICG
R/1K/J/1/16W/0402

25 I/O3
2 I/O4
VR43 VC18&VC17 for EMI filter and SURGE protection
VR38 VR39
1 VREF IREF LFC DGND2DGND1AGND2AGND1 Chip_FB/600ohm/?à25%/0.8ohm/500mA/0402
VIN
R/402K/F/1/10W/0603

1 46 45 1 10 24 48 31 VC78 VC79VOIP_EN1
D/fast_switching/75V/0.2A/LL-34

VR40

C/104/K/16V/X7R/0402

C/104/K/16V/X7R/0402
VREF1 2 VC53
VC52
C/4.7uF/M/6.3V/X5R/0603

C/4.7uF/M/6.3V/X5R/0603
R/75K/F/1/16W/0402

VC54
2

VD7 VR42 VC55 Diff Pair


C/104/K/50V/X7R/0603
1
C/LESR/100uF/M/25V/RAD-2mm

2
R/200R/J/1/8W/0805

+ 1
Q/-140V/SOT223/ZX5T955G
1

1
3

VC57 VQ4
1 VOIP_EN1

C/223/K/50V/X7R/0603 VBAT1
Q/40V/0.2A/SOT-23/MMBT3904LT1G

L/3752TH_Choke/ring/47uH/20%/3.0A/RAD-4.5mm

VR390
VD9
2
4

R/20R/J/1/4W/1206
2 1 1 2
1

D/fast_recovery/200V/1A
3

VQ6
2

B B
VL6 VC59 VC62 VC60 VC61
2

1
+
C/104/K/250V/X7R/1206

C/104/K/250V/X7R/1206

C/0.47uF/M/100V/RAD-2

+
2

1
C/22uF/M/100V/RAD-3.5mm
2

2 2
R/150R/F/1/10W/0603

VR53 VR51
R/ChipR/THKF/0R03/J/1/4W/1206

1 1

VR56
1 2

R/100K/F/1/16W/0402

The red color line indicates high current path.


Short and wide traces should be used and
routed on top-layer. Connect grounded traces
to the ground plane at a single point.

Note:
1.Pin1 and Pin 12 of VRL2 can not swap,
Otherwise,VRL1 can not work.

2.PCB Capacitor VC63、VC69、VC71: 3. Populate VC64 &VC68 If Necessary For Immunity Standard Compliance.
A A
4. Populate VC67 & VL7 If Increased Out-Of-Band Immunity Is needed
---Please Refed To The VE8911 ERRATA For More Details.
PCB thickness PCB Cap Diameters
5. Poulate VC73 AND VR74 Are Only Needed For The NEW ZEALAND Complex Impedance.
0.8mm 0.031" 3.71mm 0.146" Note That AUSTRALIA Impedance Is Also Acceptable In NEW ZEALAND.

1.27mm 0.050" 4.57mm 0.180" 6. Place VR44 & VR52 close to VU7 pin.
7. Minimize trace lengths between VU4 and VU5 . GURNVB5.OT132A-C
1.55mm 0.062" 4.95mm 0.195"
8. VR27、VR31、VR33、VR35、、VR37、VR38、VR43、VC40、VC41 FXO
2.40mm 0.094" 5.87mm 0.231" 、VC43、VC46、VC50close to 89316,Minimize trace lengths . Size Document Number Design By: Review By: Rev
C LiuDe ZouFei 0.3
Date: Thursday, May 31, 2012 Sheet 14 of 14
5 4 3 2 1

You might also like