Professional Documents
Culture Documents
Báo-cáo-ĐTTT
Báo-cáo-ĐTTT
Báo-cáo-ĐTTT
TECHNOLOGY
SCHOOL OF ELECTRICAL ENGINEERING
REPORT
ELECTRICAL DESIGNS – EE2110E
DESIGN OF AUDIO AMPLIFIER CIRCUIT
USING BIPOLAR JUCTION TRANSISTORS (BJT)
III. Specifications:
- Input Block:
+ Input source use adapter 220VAC – 9VDC, 2A
+ Input signal from electronic devices using 3.5mm jack to receive audio signal
from mobiles, computers, etc
- Small Signal Amplifier:
+ Using transistor BC547 to amplify small signal and minimize the effect of
temperature
- Output Block:
+ Load Resistance: 8Ω-Speaker
.
IV. Circuit Design and Detail Calculation:
- Choose the operating point (Q-Point) at: Q(V CE 1 , I C1 ¿ = Q(4V, 1 mA). At this
point, β 1 = 120
a. DC mode:
- We have I C 1 ≈ I E 1. Apply Kirchoff Voltage Law:
I C 1 ( R3 + R 4 + R5 ) +V CE 1=V CC
→ R3 + R 4 + R5=¿ 5 kΩ
- For ensuring the stability of the Amplication factor, V CC ≫ V E 1 . Choose
V CC
V E 1= =0.9 V , we have:
10
VE
R 4 + R 5= = 0.9 kΩ
IE
→ R3=4.1kΩ
C1 I
- The transconductance is: gm 1= V =0.038
t
R3
→ | A v| = 1 + R = 40 (in AC mode)
4
gm 1
R
→ 4 =77 Ω
R =¿
→ 5 0.8 kΩ
- We have:
R2
V B= V =V BE +V E =1.7 V
R 1+ R 2 cc
R2 17
→ R + R = 90
1 2
Since 2 ≪ RinTran
R
→ Choose R1=51 k Ω , R2=12 k Ω
b. AC mode:
- We have:
d V BE 1 V t β1
r πAmp = = = = 3.2 kΩ
d I B 1 I B 1 gm 1
- Input & Output Impedance:
ZinAmp =R1 /¿ R2 /¿[r πAmp + ( 1+ β 1 ) R4 ] = 5.2 kΩ
Z outAmp=R3=4.1kΩ
2. Darlington Pair:
a. DC mode:
- For Q2(BC547):
+ Operating point: Q2 ( 5V , 2 mA )
+ β 2 = 120
- For Q3 (TIP41A):
+ Operating point: Q3 ( 5V , 0.1 A )
+ β 3 = 50
- The Darlington β is: β D =β 2∗β 3=6000
- Calculate R6:
IC3
+ I B 3= β =2 mA
3
→ E 2 B 3=2 mA
I =I
I E2
→ I B 2= β =16.67 µA
2
V CC −V CE
+ R7 = IC 3
=40 Ω
V CC −V BE 2−V BE 3
+ I B 2= R6 + β D R 7
=16.67 µA
oV
- A v= V ≈ 1
i
- Use two resistors R8 =1 kΩand R9 =1 kΩ to bias the transistors and stabilize the
output signal by two 100µF capacitors
- Use 2 transistors to amplify the power: TIP41 and TIP42 (β = 50)
- The current goes through R8 , R9 , D 3∧D4 is:
V cc −2∗V BE
I 2= =5.3 mA
R 8 + R9
I2
- We have I 2 ≫ I B. Choose I B 8=I B 9= =0.53 mA
10
→ I C 8=I C 9=I B 8∗¿β = 0.0265 A
→ gm 8 =g m 9=¿ 1.02 S
- Input Impedance:
Z ¿3=R8 /¿ r π 4=46.7 Ω
- Output Impedance:
1
Z out 3= =0.98 Ω
gm8
4. Filter:
- Choose the Cutoff frequency is: f = 20Hz
- For the Small Signal Amplifier circuit:
+ Input Capacitor:
1
f 1=
2 π Z inAmp C 1 ≤ 20 Hz
→ C 1≥ 1.53µF. Choose C 1=100 µF
+ Output Capacitor:
1
f 2= ≤20 Hz
2 π ( R3 /¿ R InDarlington ) C 2
→ C 2≥ 1.47µF. Choose C 2=100 µF
+ Ground Capacitor:
1
f 3= ≤ 20 Hz
2 π ( R4 /¿((R 1 /¿ R 2)+r πAmp )/ β 1) C 3
→ C 3≥ 76.3µF. Choose C 3=100 µF
V. Simulation Using Proteus:
V outmax
A v= ≈31
V inmax