Draft v1.

EC–204 Basic Electronics

(April 2024 - July 2024 Session)
Department of Electronics and Communication Engineering
North-Eastern Hill University (NEHU)
(B.Tech. 2nd Semester)

Handout # 05

1 Clipper Circuits
Diodes are also used in wave-shaping circuits, that is, the circuits meant to control the
shape of the input voltage and current waveforms to suite various purposes. Each performs
the wave-shaping function name. The output of the clipping circuit appears as if a portion
of the input signal were clipped off. But clamper circuits simply clams (i.e. lift up or
down) the input signal to a different dc level[10].
The diodes used in low-frequency power supplies are rectifier diodes. These diodes are
optimized for use at 50 Hz and have power ratings greater than 0.5 W. The typical rectifier
diode has a forward current rating in amperes. Except for power supplies, rectifier diodes
have little use because most circuits inside electronics equipment are running at much
higher frequencies[2]. Note that a few rectifier diodes are 1N4001 and 1N4007 whereas
a few examples of the clipper diodes are 1N914 and 1N4148. Small-signal diodes have a
smaller junction area than rectifier diodes because they are optimized to work at higher
frequencies[2].

1.1 Definition[10]
A diode clipper (also called limiter or slicer) that clips, limits or slice the part of the
input voltage[3]. In another way, a clipper is defined as a circuit that removes either
positive or negative parts of a waveform[2]. ::A ::::::::::
half-wave:::::::::
rectifier::::::
with ::
a :::::
load:::::::::::
resistance
is the simplest form of diode clipper that has a diode and a resistor. Depending on the
:::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::
orientation of the diode, the positive or negative region of the applied signal is “clipped”
off.

1.1.1 Characteristics[8]
Using the picewise linear model of a diode, the clipping circuit given in Fig. 1(a) has the
transmission characteristics as depicted in Fig. 1(b). The transmission characteristics – a
plot of the output voltage, vout , against the input voltage, vin , also exhibits piecewise linear
discontinuity.

R
+ + +
V
−
vi vo
D
− −

(a) (b) Image from [8]

Figure 1: Transfer characteristics of a positive clipper circuits.

2060720-04#20240705LJS 1 / 12
Draft v1.2 EC–204 Basic Electronics July 05, 2024

A break point occurs at the voltage, V + VB wherein VB = Vγ is the potential barrier of the
diode. To the left of the break point, (for vin < V + VB ), the diode is reverse biased (OFF).
Fig. 1(b) depicts a sinusoidal input signal of amplitude large enough so that the signal
makes excursions past the break point. The corresponding output exhibits a suppression
of positive peak of the signal. In case, the forward resistance, Rf , is much smaller than
series resistance, R(Rf << R), this suppression will be sharply limited at the voltage,
V + VB . The output will appear as if the positive peak had been “clipped off” or “sliced
off”. Usually VB or Vγ is negligibly small in comparison with the reference voltage, V . In
such a case, one may consider that V itself is the limiting reference voltage.

1.2 Types of Clipper Circuits

There are two general categories of clippers: series and parallel. The series configuration
is provided in Fig. 2(a) or 2(b) which is just a half-wave rectifier circuit and its output
waveforms for different input signal waveforms as shown in Fig. 2(c) - 2(f) when the diode
is an ideal diode with VB = 0 V[4].
Series Clipper/Limiter A few types of series clipper/limiter circuits are shown below:

D
D
+ +
+ +
vi R vo
vi R vo
− −
− −

(a) (b)
vi vo vi vo
Vm Vm Vm Vm

0 t 0 t 0 t 0 t

−Vm −Vm −Vm −Vm

(c) (d) (e) (f)

Figure 2: A series negative clipper

Addition of a dc source in series with the diode in the Fig. 3(a)

vi
Vm

0 t

−Vm

D (b)
vo
+ +
Vm

vi R vo 0 t

− − −Vm

(a) (c)

Figure 3: A series positive clipper

In Fig. 4(a), we know by KVL that

− vi (t) + V + VB + vRL (t) = 0

⇒ vo (t) = vR (t) = vi (t) − V − VB = vi (t) − V if the diode is an ideal diode

The input output waveforms of this negative limiter is shown in Fig. 4(b) and 4(c)[3,
4].

Handout # 05 ECE, NEHU, Shillong 2 / 12

July 05, 2024 EC–204 Basic Electronics Draft v1.2

vi
Vm

0 t

V −Vm
+ − D
(b)
+ +
vo
vi R vo
Vm
Vm − V
0 t
− −
−Vm

(a) (c)

Figure 4: A biased series negative limiter

vi
Vm

0 t

V −Vm
+ − D
(b)
+ +
vo
vi R vo
Vm

− − 0 t
−Vm + V
−Vm

(a) (c)

Figure 5: A biased series positive limiter

vi
Vm

0 t

−Vm
V
− + D
(b)
+ + vo
Vm + V
vi R vo Vm

0 t
− −
−Vm

(a) (c)

Figure 6: Another biased series negative clipper

ECE, NEHU, Shillong Handout # 05 3 / 12

Draft v1.2 EC–204 Basic Electronics July 05, 2024

vi
Vm

0 t

V −Vm
− + D
(b)
+ +
vo
vi R vo Vm

0 t
− −
−Vm
−(Vm + V )

(a) (c)

Figure 7: Another biased series positive clipper

Parallel/shunt Clipper/Limiter A few parallel clippers are shown below:

vi
Vm

0 t

−Vm

R
(b)
+ +
vo
Vm
vi D vo
0 t

− − −Vm

(a) (c)

Figure 8: A parallel positive clipper

vi
Vm

0 t

−Vm

R
(b)
+ +
vo
Vm
vi D vo
0 t

− − −Vm

(a) (c)

Figure 9: A parallel negative clipper

Handout # 05 ECE, NEHU, Shillong 4 / 12

July 05, 2024 EC–204 Basic Electronics Draft v1.2

vi
Vm

0 t

−Vm

R
(b)
+ + +
V vo
−
vi vo Vm
V
0 t
D
−Vm
− −

(a) (c)

Figure 10: A biased parallel positive clipper

vi
Vm

0 t

−Vm

R
(b)
+ + +
V vo
−
vi vo Vm
V
0 t
D
−Vm
− −

(a) (c)

Figure 11: A biased parallel negative clipper

vi
Vm

0 t

−Vm

R
(b)
+ − +
V vo
+
vi vo Vm

0 t
D −V
−Vm
− −

(a) (c)

Figure 12: Another biased parallel positive clipper

ECE, NEHU, Shillong Handout # 05 5 / 12

Draft v1.2 EC–204 Basic Electronics July 05, 2024

vi
Vm

0 t

−Vm

R
(b)
+ − +
V vo
+
vi vo Vm

0 t
D −V
−Vm
− −

(a) (c)

Figure 13: Another biased parallel negative clipper

vi
Vm

0 t

−Vm

R (b)
+ + vo
D D
Vm
vi vo V1
+ − −V2
0 t
V1 V2
−Vm
− +
− −

(a) (c)

Figure 14: A biased positive-negative clipper

Basically, clipper circuits clip off a portion of the applied signal without changing
::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::
the remaining part of the waveform.
:::::::::::::::::::::::::::::::::::::

Example # 1: Consider the clipper circuit of Fig. 15(a). Determine the transition
level and also sketch the waveform of the output against the input of Fig. 15(b).

Sol.n : The output drawn is drawn across the series combination of the diode and
the battery of 5 V as shown in Fig. 15(a). From the given input waveform, we know
that Vm = 15 V. Therefore, the transition level is 5 V as shown in Fig. 15(c).
We also know that the diode is reverse biased during the positive half-cycle and is
forward biased during the negative half-cycle of the input signal waveform. That
is, during the positive half-cycle of the input voltage, the diode is in reverse biased
mode and there is no current flowing throught it. Hence, there is no voltage drop
across the resistor, R. Therefore, the entire positive half-cycle of the input, 15 V is
appeared at the out terminals. However, during the negative half-cycle of the input,
the diode is in forward bias mode thereby there is no voltage drop across the diode
being considered the battery voltage, 5 V. The complete full cycle waveform of the
output signal waveform is shown in Fig. 15(b).

Handout # 05 ECE, NEHU, Shillong 6 / 12

July 05, 2024 EC–204 Basic Electronics Draft v1.2

vi

15 V

0 t

−15 V

(b)
R
vo
+ + + 15 V
5V
− 5V
vi vo 0 t

D
− − −15 V

(a) (c)

Figure 15: A parallel negative clipper

Example # 2: Consider the clipper circuit of Fig. 16(a). Sketch the rough waveform
of the output voltage, vo (t), against the input voltage, vi (t), as shown in Fig. 16(b).

Sol.n : The diode 1N4148 is a silicon switching diode. That is, VB = 0.7 V.
vi

15 V

0 t

−15 V

(b)
1 kΩ vo

+ + 14.7059 V

vi 1N4148 vo 50 kΩ −0.7 V0 t

− −

(a) (c)

Figure 16: A parallel/shunt negative clipper

We know that the output voltage, vo (t), appeared across the resistor, 50 kΩ can be
computed using voltage division technique as
50 × 103
vo (t) = vi (t)
50 × 103 + 1 × 103
from which we can now compute the peak output during the positive half-cycle of
the input voltage, wherein the diode is in reverse bias, as
50 × 103
Vm = Vpeak(o/p) = × 15 ∵ Vpeak(i/p) = 15 V
50 × 103 + 1 × 103
= 0.9804 × 15 = 14.7059 V

However, during the negative half-cycle of the input voltage, the diode is forward
bias and the voltage across it is equivalent to its barrier potential as

vo(−ve) (t) = 0.7 V

ECE, NEHU, Shillong Handout # 05 7 / 12

Draft v1.2 EC–204 Basic Electronics July 05, 2024

which is also be voltage appeared across 50 Ω resistor during the −ve half-cycle of
the input voltage. The complete output waveform during a complete cycle is drawn
in Fig. 16(c).
Example # 3: Consider the clipper circuit of Fig. 17(a). Sketch the rough waveform
of the output voltage, vo (t), against the input voltage, vi (t)[3].

Sol.n : The diode 1N4148 is a silicon switching diode. That is, VB = 0.7 V.

vi

15 V

0 t

1 kΩ
+ −15 V

1N4148 vo (b)
vi
+12 V
15 V − vi
+
0 t −
15 V
10 Ω

−15 V
6.9857 V
−0.7 V0 t
11 Ω

−15 V

(a) (c)

Figure 17: A parallel negative clipper

The voltage appeared across the 11 Ω resistor is calculated using the voltage division
method as
11
VR11Ω = × 12 = 0.5238 × 12 = 6.2857 V
10 + 11
Since the diode is in the forward bias during the positive half-cycle of the input
voltage, the positive output voltage shall be limited to

Vpeak(+ve) = VR11Ω + VB = 6.2857 + 0.7 = 6.9857 V

However, during the negative half-cycle of the input voltage, the diode goes into
reverse bias and it acts as an open circuit. Thus, the entire input voltage appears at
the output terminals. The desired output waveform is drawn in Fig. 17(c).

2 Clamping Circuits or Clampers

A clamper is a network constructed of a diode, a resistor, and a capacitor that shifts a
waveform to a different dc level without changing the appearance/shape of the applied
signal [4]. Thus, a clamper adds or subtracts a dc level to an ac voltage[3, 8]. In steady
state, the output waveform is an exact replica of the input waveform.
Clampers are sometimes known as dc restorers[3] or a (signal) level shifter [8].
Additional shifts can also be obtained by introducing a dc supply to the basic structure.
The chosen resistor and capacitor of the network must be chosen such that the time con-
stant determined by τ = RC is sufficiently large to ensure that the voltage across the
capacitor does not discharge significantly during the interval the diode is nonconducting.
Throughout the analysis, we assume that for all practical purposes, the capacitor fully
charges or discharges in five time constants[3].

2.1 Clamper Operation

Fig. 18 shows a positive clamper. Ideally, here is how it works. The capacitor is initially
uncharged. The operation of the clamper can be seen by considering the first negative
:::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::

Handout # 05 ECE, NEHU, Shillong 8 / 12

July 05, 2024 EC–204 Basic Electronics Draft v1.2

half-cycle of the input voltage. That is, when the input voltage initially goes negative, the
::::::::::::::::::::::
diode is forward biased, allowing the capacitor to charge to the near peak of the input
signal, (Vpk(in) − VB V), as shown in Fig. 18. Just after the negative peak, the diode is
reverse-biased. This is because the cathode is held near Vpk(in) − VB V by the charge on the
capacitor. The capacitor can only discharge through the high resistance of R. So, from
the peak of one negative half-cycle to the next, the capacitor discharges very little. The
amount that is discharged, of course, also depends on the value of R other than that of C.

vC (t)
Vpk

0 t

+
Discharging path vo (t)
2Vpk
vi (t)
Vpk
− Vpk
0 t vi + D R vo
0 t
−Vpk
−Vpk
Charging path
−

Figure 18: A positive clamper with an ideal diode and its input-output waveforms.

For this reason, the capacitor remains almost fully charged during the off time of the
diode. If the capacitor discharges during the period of the input wave, the clamping action
is affected. If the RC time constant is 100 times the period, the clamping action is excellent.
An RC time constant of ten times the period will have a small amount of distortion at the
ground level due to the charging current.
The net effect of the clamping action is that the capacitor retains a charge approximately
::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::
equal to the peak value of the input less the diode drop. The capacitor voltage acts
:::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::
essentially as a battery in series with the input voltage. The dc voltage of the capacitor
adds to the input voltage by superposition, as in the output of Fig. 18.

2.2 Types of Clampers

vi

Vpeak

0 t

−Vpeak

(b) Input waveform to the positive clam-

per.
C
vo
2Vpeak
+ +
Vpeak

0 t
vi D R vo
−Vpeak

− −
(c) Output waveform to the positive clam-
(a) A positive clamper per.

Figure 19: A positive clamper and its input-output waveforms.

ECE, NEHU, Shillong Handout # 05 9 / 12

Draft v1.2 EC–204 Basic Electronics July 05, 2024

Clamper has two types: a positive (Fig. 19) and a negative (Fig. 20) clampers. Under
these types, we may also have biased clampers.

vi

Vpeak

0 t

−Vpeak

(b) Input waveform to the negative clam-

per.
C
vo
+ +
Vpeak

0 t
vi D R vo
−Vpeak

−2Vpeak
− −
(c) Output waveform to the negative clam-
(a) A negative clamper. per.

Figure 20: A negative clamper and its input-output waveforms.

vi

Vpeak

0 t

−Vpeak

C
(b) Input waveform.
vo
+ +
+
5V
− 2Vpeak
Vpeak
vi R vo V
0 t
D
−Vpeak
− −

(a) A biased positive clamper (c) Output waveform.

Figure 21: A biased positive clamper and its input-output waveforms.

Handout # 05 ECE, NEHU, Shillong 10 / 12

July 05, 2024 EC–204 Basic Electronics Draft v1.2

vi

Vpeak

0 t

−Vpeak

C
(b) Input waveform.
vo
+ +
+
5V
− Vpeak
V
vi R vo
0 t
2Vpeak
D −Vpeak

− −

(a) A biased positive clamper (c) Output waveform.

Figure 22: A biased negative clamper and its input-output waveforms.

vi

Vpeak

0 t

−Vpeak

C
(b) Input waveform.
vo
+ +
+
5V
−
Vpeak
vi R vo 2Vpeak
0 t
D V
−Vpeak
− −

(a) A biased positive clamper (c) Output waveform.

Figure 23: Another biased positive clamper and its input-output waveforms.

ECE, NEHU, Shillong Handout # 05 11 / 12

Draft v1.2 EC–204 Basic Electronics July 05, 2024

vi

Vpeak

0 t

−Vpeak

C
(b) Input waveform.
vo
+ +
−
5V Vpeak
+
vi R vo 0 t
V
−Vpeak
D 2Vpeak

− −

(a) A biased positive clamper (c) Output waveform.

Figure 24: Another biased negative clamper and its input-output waveforms.

Note: Fore more examples, Electronic Devices and Circuit Theory, 11/e [4] may be re-
ferred.

References
[1] Mitchel E. Schultz Grob’s Basic Electronics, 12e, McGraw-Hill Education, 2016.

[2] Albert Malvino, David Bates, Patrick Hoppe Electronic Principles, 9/e, McGraw-Hill,
2020. (Cited on page 1)

[3] Thomas L. Floyd Electronic Devices- conventional current, 10/e, Pearson Education
Limited, 2018. (Cited on pages 1, 2, and 8)

[4] Robert L. Boylestad, Louis Nashelsky Electronic Devices and Circuit Theory, 11/e,
Pearson Education Limited, 2014. (Cited on pages 2, 8, and 12)

[5] N. N. Bhargava, D. C. Kulshrestha, S. C. Gupta, Basic Electronics and Linear Circuits,

Tata McGraw-Hill, 1984.

[6] D. Chattopadhyay, P. C. Rakshit, Electronics: Fundamentals and Applications, 17e,

New Age Publishers, 2022.

[7] Satya Sai Srikant, Prakash Kumar Chaturvedi, Basic Electronics Engineering - Includ-
ing Laboratory Manual Springer Nature Singapore Pte Ltd., 2020.

[8] J. B. Gupta, Electronic Devices and Circuits, 6/e S. K. Kataria and Sons, 2016. (Cited
on pages 1 and 8)

[9] Debashis De, Basic Electronics, Dorling Kindersley (India) Pvt. Ltd, 2010.

[10] B. L. Thereja, A. K. Thereja, S. G. Tarnekar A Textbook of Electrical Technology, 24/e,

S. Chand & Company Ltd., 2005. (Cited on page 1)

Handout # 05 ECE, NEHU, Shillong 12 / 12