Download as pdf or txt
Download as pdf or txt
You are on page 1of 13

ASSIGNMENT

By
Student Name
Roll Number
2nd Semester
Department of Computer Science and Engineering

Model Institute of Engineering &Technology (Autonomous)


(Permanently Affiliated to the University of Jammu, Accredited by NAAC with “A” Grade)
Jammu, India
2024
ESC-201

ASSIGNMENT

ESC-201: Basic Electrical and Electronics Engineering

Due Date: 20th May 2024

Question Course Blooms’ Level Maximum Marks


Number Outcomes Marks Obtained
Q1 CO4 4,5 10
Q2 CO5 4,5 10
Total Marks 20

Faculty Signature
Email: gurpreet.ece@mietjammu.in

Assignment Objectives:
The objective of this assignment is to deepen the understanding of different types of diodes and
their applications along with bipolar junction transistors (BJTs) and field effect transistors (FETs)
and their biasing.

Assignment Instructions:
1. Group Size: Assignments will be completed in groups of 6 students.
2. Assessment Rubrics
3. Submission Method: All the students will submit their individual hard copy of assignment and
upload the same on Camu LMS on or before the Due date. No late submissions will be considered
for the evaluation.

Guidelines for Each Question:


Clearly document your answer, including diagrams, equations, and tables. Ensure clarity and
coherence in your documentation and presentation.

Group 1: 2022A1R019, 2023A1R121 to 2023A1R125


Q. Question BL CO Marks Total
No. Marks
a. Discuss the construction and working of a Zener diode and
explain how it can be used as a voltage regulator.
b. For the Zener diode network shown below, determine VL, 4,5 5 10 10
1
VZ, IZ, and PZ. Repeat the same for load resistance of RL=
3kΩ

Model Institute of Engineering and Technology (Autonomous), Jammu


ESC-201

a. Explain the principle of operation of a JFET (Junction Field-


Effect Transistor) and discuss its key characteristics.
Compare and contrast JFETs with bipolar junction
transistors (BJTs) in terms of structure, operation, and
typical applications.
b. For the emitter bias network shown below, determine IC,
VCE, VC, VE, VB, VBC.

4,5 5 10 10
2

Group 2: 2023A1R126 to 2023A1R132


Q. Question BL CO Marks Total
No. Marks
a. Discuss the construction and working of a Zener diode and
explain how it can be used as a voltage regulator.
b. For the network shown below, determine the range of RL and
IL that will result in VRL being maintained at 10V. Also
determine the maximum wattage reading of the diode.
4,5 5 10 10
1

Model Institute of Engineering and Technology (Autonomous), Jammu


ESC-201

a. Compare and contrast the biasing techniques for FETs


(Field-Effect Transistors) and BJTs (Bipolar Junction
Transistors). Analyze the advantages and disadvantages of
each technique in terms of stability, and temperature
dependence, and discuss their impact on circuit
performance.
b. Determine the DC bias voltage VCE and the current IC for the
voltage divider configuration shown below.:
4,5 5 10 10
2

Group 3: 2023A1R133 to 2023A1R138


Q. Question BL CO Marks Total
No. Marks
a. Analyze the operation of clamping circuits in signal processing
applications, identifying the specific role of each component in
shaping the waveform. Also, describe various clamping circuit
configurations.
b. Determine vo for the clamper network with the input waveform
shown below. Repeat the same now assuming a silicon diode
with Vk=0.7V 4,5 5 10 10
1

Model Institute of Engineering and Technology (Autonomous), Jammu


ESC-201
a. Differentiate between common base (CB), common emitter
(CE), and common collector (CC) configurations of an NPN
transistor. Discuss the specific characteristics and applications
of each configuration.
b. For the JFET network shown below, determine VGSQ, IDQ, VDS,
VD, VG and VS

4,5 5 10 10
2

Group 4: 2023A1R139 to 2023A1R144


Q. Question BL CO Marks Total
No. Marks
a. Analyze the operation of clipper circuits in signal processing
applications, identifying the specific role of each component
in shaping the waveform. Also, describe various clipper
circuit configurations.
b. Determine vo for the clipper network with the input
waveform shown below. Repeat the same now assuming a
silicon diode with Vk=0.7V 4,5 5 10 10
1

a. Break down the concept of hybrid parameters in BJT


analysis, explaining how they facilitate the modeling and
analysis of transistor circuits in different configurations (CE,
4,5 5 10 10
CC, CB).
2
b. For the JFET network shown below, determine VGSQ, IDQ,
VDS, VD, VG and VS

Model Institute of Engineering and Technology (Autonomous), Jammu


ESC-201

Group 5: 2023A1R145 to 2023A1R150


Q. Question BL CO Marks Total
No. Marks
a. Compare and contrast the characteristics and applications of
LED (Light Emitting Diode), Tunnel diode and Varactor
diode. Highlight the differences in their operating principles,
structures, and typical usage scenarios in electronic circuits.
4,5 5 10 10
1 b. Determine the transition capacitance of a diffused junction
varactor diode at a reverse bias voltage of 4.2V, if C(0) =
80pF and junction potential of 0.7V. Also calculate constant
K for diode.

a. Explain the operating principles and characteristics of


MOSFETs (Metal-Oxide-Semiconductor Field-Effect
Transistors) and CMOS (Complementary Metal-Oxide-
Semiconductor) technology, exploring their advantages in
design digital circuits.
b. Determine VCEQ and IEQ for the network shown below

4,5 5 10 10
2

Model Institute of Engineering and Technology (Autonomous), Jammu


ESC-201

Group 6: 2023A1R151 to 2023A1R154, 2023A1R156, 2023A1R157


Q. Question BL CO Marks Total
No. Marks
a. Compare and contrast the characteristics and applications of
Photodiode, Varactor diode and Schottky diode. Highlight
the differences in their operating principles, structures, and
typical usage scenarios in electronic circuits.
b. Determine the transition capacitance of a diffused junction 4,5 5 10 10
1
varactor diode at a reverse bias voltage of 4.2V, if C(0) =
160pF and junction potential of 0.7V. Also calculate
constant K for diode.

a. Explain the principle of operation of a JFET (Junction Field-


Effect Transistor) and discuss its key characteristics.
Compare and contrast JFETs with bipolar junction
transistors (BJTs) in terms of structure, operation, and
typical applications.
b. Determine the dc bias voltage VCE and the current IC for the
voltage divider configuration shown below
4,5 5 10 10
2

Group 7: 2023A1R158 to 2023A1R163


Q. Question BL CO Marks Total
No. Marks
a. Compare and contrast the characteristics and applications of
LED (Light Emitting Diode), Photodiode and Tunnel diode.
4,5 5 10 10
1 Highlight the differences in their operating principles,
structures, and typical usage scenarios in electronic circuits.

Model Institute of Engineering and Technology (Autonomous), Jammu


ESC-201
b. Determine vo for the clamper network with input waveform
shown below. Repeat the same now assuming a silicon diode
with Vk=0.7V

a. Compare and contrast the biasing techniques for FETs (Field-


Effect Transistors) and BJTs (Bipolar Junction Transistors).
Analyze the advantages and disadvantages of each technique
in terms of stability, and temperature dependence, and discuss
their impact on circuit performance
b. For the emitter bias network shown below, determine IC, VCE,
VC, VE, VB, VBC.

4,5 5 10 10
2

Group 8: 2023A1R164 to 2023A1R169


Q. Question BL CO Marks Total
No. Marks
a. Analyze the operation of clamping circuits in signal
processing applications, identifying the specific role of each
component in shaping the waveform. Also describe various
clamping circuit configurations. 4,5 5 10 10
1
b. For the Zener diode network shown below, determine VL,
VZ, IZ and PZ. Repeat the same for load resistance of RL=
3kΩ

Model Institute of Engineering and Technology (Autonomous), Jammu


ESC-201

a. Differentiate between common base (CB), common emitter


(CE), and common collector (CC) configurations of an NPN
transistor. Discuss the specific characteristics and
applications of each configuration.
b. For the JFET network shown below, determine VGSQ, IDQ,
VDS, VD, VG and VS

4,5 5 10 10
2

Group 9: 2023A1R170 to 2023A1R174, 2023A1R176


Q. Question BL CO Marks Total
No. Marks
a. Analyze the operation of clipper circuits in signal processing
applications, identifying the specific role of each component
in shaping the waveform. Also describe various clipper
circuit configurations.
b. For the network shown below, determine the range of RL and
IL that will result in VRL being maintained at 10V. Also
determine the maximum wattage reading of the diode. 4,5 5 10 10
1

Model Institute of Engineering and Technology (Autonomous), Jammu


ESC-201
a. Break down the concept of hybrid parameters in BJT
analysis, explaining how they facilitate the modeling and
analysis of transistor circuits in different configurations (CE,
CC, CB).
b. Determine VCEQ and IEQ for the network shown below

4,5 5 10 10
2

Group 10: 2023A1R177, 2023A1R179 to 2023A1R184


Q. Question BL CO Marks Total
No. Marks
a. Explain the construction and working of half-wave and full-
wave rectifier circuits. Analyze their various performance
parameters such as average DC current and voltage, RMS
value of the current, Efficiency, Ripple factor and Peak
Inverse Voltage.
b. Determine vo for the clipper network with input waveform
shown below. Repeat the same now assuming a silicon diode
4,5 5 10 10
1 with Vk=0.7V

a. Explain the operating principles and characteristics of


MOSFETs (Metal-Oxide-Semiconductor Field-Effect
Transistors) and CMOS (Complementary Metal-Oxide-
Semiconductor) technology, exploring their advantages in 4,5 5 10 10
2 design digital circuits.
b. For the JFET network shown below, determine VGSQ, IDQ,
VDS, VD, VG and VS

Model Institute of Engineering and Technology (Autonomous), Jammu


ESC-201

Model Institute of Engineering and Technology (Autonomous), Jammu


ESC-201

Rubrics for Assessment

Parameters Criteria Marks


Distribution
1 2 3 4 5

The content was The content was The content The content The content
Writing Skills not relevant to minimally was generally was relevant was very
the given task relevant to the relevant to the to the given relevant to the 2
a) Content given task given task task given task

The assignment The organization The The The assignment


is poorly of the assignment organization organization is very well
organized and issomewhat of the of the organized and
b) Organization lacked supporting organized with assignment is assignmentis supported 2
evidence minimal generally well organized
supporting acceptable and supported
evidence with some
supporting
evidence

c) Grammar- Too many Numerous Several Few No


Mechanics-Usage- grammatical grammatical grammatical grammatical grammatical 1
Spelling errors errors errors errors errors

Student does not Student Student Student Student


Knowledge Skills demonstrate the demonstrates demonstrates demonstrates demonstrates
subject some grasp of the moderate level sufficient level sound subject 5
knowledge subject of the subject of the subject knowledge
knowledge knowledge knowledge

Overall Unable to answer Able to answer Presentation is Presentation is Presentation


Presentation/Viva questions, not questions but not acceptable but of good (including code
prepared and prepared and there are some quality, with a structure,
confidence at all confidence areas that clear effort to comments, user
could be present the interface, and
improved./ work documentation)
Able to professionally is of
answer and exceptionally 10
questions but effectively./ high quality./
with little Able to Able to answer
preparation answer questions very
and questions well well and
confidence and slightly confidently.
confidence Very well
and well prepared
prepared

Model Institute of Engineering and Technology (Autonomous), Jammu


ESC-201
Format Guidelines

Title Page: Use the Standardized Front Page shared by the Department.

Font and Spacing: Use a Times New Roman in 12-point size.

1.5 line spacing in the entire document, including the title page, headings, and references.

3.Margins: Set 1-inch (2.54 cm) margins on all sides of the paper.

4. Header: Include a header as Assignment and Course Code in the top right corner of each page
(except the title page).

5.Title: Center the title of your assignment at the top of the first page. It should be bold and
capitalized.

6.Headings: Use headings and subheadings to organize your content. Typically, use bold for
main headings (e.g., "Introduction") and italics for subheadings (e.g., "Methods").

7.Page Numbers: Page numbers should be placed in the center of footer of each page, starting
from the second page (the title page is page 1& should not be numbered).

8.Citations and References: Use a consistent APA citation style to cite references.

9.Figures and Tables: If you include figures or tables, provide clear labels and captions. The
figure number should be placed below the Figure as “Figure1: Figure name” and for the tables,
the table number must be mentioned above the table as “Table 1: Table name”.

10.Appendices (if needed): Include appendices for supplementary materials, such as charts,
graphs, or lengthy data tables.

11.Submission Format: Submit your assignment in the soft copy format as PDF and upload it
on CAMU as per the submission deadline. Please ensure that the assignment is renamed as Roll
Number.

12.Proofreading and Editing: Carefully proofread and edit your assignment for clarity,
grammar, and spelling errors before submission.

13. Plagiarism: Plagiarism must be below 15 percent for the assignment submitted.

Model Institute of Engineering and Technology (Autonomous), Jammu

You might also like