VIDHYADEEP INSTITUTE OF ENGINEERING

AND TECHNOLOGY

Question bank

Subject Name: Digital Fundamentals Subject Code: 3130704 Sem:3rd

Module 01 Fundamentals of Digital Systems and logic families

7-8 marks Questions

(1) Give classification of logic families and compare CMOS and TTL.
(2) Design BCD to Excess 3 code converter using minimum number of NAND gates.
(3) Explain various logic gates.

3-4 marks Questions

(1) Implement EX-NOR using NAND gate.

(2) Convert the decimal number 225.225 to octal and hexadecimal.
(3) Perform following operation using 2’s complement method. (11010)2 – (1000)2
(4) Generate AND & EX-OR gates using NOR gate.
(5) List out various logic families. Also list characteristics of digital IC.
(6) What is signal? Explain different types of signal.
(7) Perform the binary subtraction using 2’s complement (0111)2 - (1101)2
(8)Convert the decimal Number 250.5 to base 4 and base 8.
(9) Explain NAND gate as a Universal Gate.
(10) State and prove De-Morgan’s theorems using truth-tables.
(11) Do as directed
(a) (1111.11)2 = ( ? )8 = ( ? )10
(b) 23 – 48 using 2’s complement method
(c) (396)10 = ( ?)BCD = ( ? ) EX-3
(d) (11111)2 = ( ?)Gray
(12) Define following: Figure of merit, Noise margin, and Power dissipation.
 VIDHYADEEP INSTITUTE OF ENGINEERING
AND TECHNOLOGY
(13) Construct Hamming code for BCD 0110. Use even parity.
(14) Express decimal number 60.875 into binary form.
(15) One 8421 code word is transmitted in Hamming code with even paritychecking. The received word is
0101000. Find out the correct codeword and write decimal equivalent.
(16) Do as Directed
1. Given that (16)10 = (100)x. Find the value of x.
2. Add (6E)16 and (C5)16.
3. (1011011101101110)2 = (_____)8 = (_____)16.
(17) Explain NOR gate as a Universal Gate.

Module 02 Combinational Digital Circuits Standard representation for logic

functions

7-8 marks Questions

(1) Design full adder circuit using decoder and multiplexer.

(2) Implement the following Boolean function using MUX
a) F(A,B,C) = ∑(1,3,6)
b) F(A,B,C) = π(2,3,5)
(3) Implement 2-bit Magnitude comparator.
(4) Explain Minterm and Maxterm.
(5) Simplify the following Boolean function by using the tabulation method.
F (A, B, C, D) = Σ m (0, 1, 2, 8, 10, 11, 14, 15)
(6) Using D & E as the MEV, Reduce
F = A’B’C’ + A’B’CD + A’BCE’ + A’BC’E + AB’C + ABC + ABC’D’.
(7) Given a logic function: Z = ABC + BC’D + A’BC.
(i) Make a truth table.
(ii) Simplify using K-map.
(iii) Realize simplified function using NAND gates only.
 VIDHYADEEP INSTITUTE OF ENGINEERING
AND TECHNOLOGY
3-4 Marka Questions

(1) Convert F(A,B,C) = BC+A into standard minterm form.

(2) With logic diagram and truth table, explain the working of 3 line to 8 line decoder.
(3) Simplify the Boolean expression: F(x,y,z) = ∑m (0,1,3,4,5,7)
(4) With logic diagram and truth table, explain the working of 3 line to 8 line decoder.
(5) Explain 2-bit comparator circuit.
(6) Compare Half adder and Full adder.
(7) Simplify Boolean function using K-MAP
F(A, B, C, D)=ABC’D’ + ABC’D + ABCD’ + AB’CD’
(8) Explain 4 bit Binary Parallel Adder.
(9) Minimize following Boolean function using K-map:
Y(A,B,C,D) = Σ m(0, 1, 2, 3, 5, 7, 8, 9, 11, 14)
(10) Minimize following Boolean function using K-map:
F(A,B,C,D) = Σ m(1, 3, 7, 11, 15) + d(0, 2, 5)
(11) Draw truth table of 2-bit digital comparator.
(12) Minimize following Boolean function using K-map:
X(A,B,C,D) = Σ m(0, 1, 2, 3, 5, 7, 8, 9, 11, 15)
(13) Convert Y = AB + AC’ + BC into canonical SOP form.
(14) Convert Z = (A+B)(A+C)(B+C’) into canonical POS form.
(15) List out various methods of simplifying a given Boolean function. Solve F =AB + AB’ using any two
methods.
(16) Minimize the following logic function using K-map:
F(A,B,C,D) = Σ m(1, 3, 5, 8, 9, 11, 15) + d(2,13)
(17) Express the Boolean function F = A + B’C in a sum of minterms.
(18) Reduce the expression F = A [ B + C’ (AB + AC’)’]
(19) Simplify the Boolean function
F (w, x, y, z) = Σ m (0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14)
(20) Simplify the Boolean function F = A’B’C’ + B’CD’ + A’BCD’ + AB’C’
(21) Explain 4 – bit parallel adder.
 VIDHYADEEP INSTITUTE OF ENGINEERING
AND TECHNOLOGY
(22) Implement the following function using 8X1 MUX F (A, B, C, D) = Σ m (0, 1, 3, 4, 8, 9, 15)

Module 03 Sequential circuits and systems

7-8 marks Questions

(1) Explain the working of 4 bit binary ripple counter.

(2) Design a counter to generate the repetitive sequence 0,4,2,1,6.
(3) Explain JK Flip-Flop.
(4) Write a brief note on race around condition and its solution.
(5) Draw & explain the logic diagram of master-slave JK flip-flop.
(6) Design a 4-bit synchronous down counter using T flip-flops.
(7) Design a 3-bit synchronous up counter using JK flip-flops.
(8) Write a short note on the applications of the flip-flops.
(9) Design a counter with the following binary sequence: 0, 1, 3, 7, 6, 4 and repeat. Use T – flip-flops.
(10) Write a brief note on BCD-to-7-segment decoder/driver. Set up a single 7-segement
LED display using 7447 BCD-to-7-segment decoder/driver.

3-4 marks Questions

(1) Explain 2-bit comparator circuit.

(2) What is race around condition in JK flip flop.
(3) Construct a ring counter with five timing signals.
(4) Implement D flip flop using JK flip flop.
(5) Explain S-R clocked flip flop.
(6) Give the difference between sequential circuit and combinational circuit.
(7) Explain Look-ahead Carry generator.
(8) Explain clock triggering mechanism.
(9) Design D FF using SR FF. Write truth table of D FF.
(10) Draw & explain in brief the logic diagram of 4-bit bidirectional shift register.
(11) List out and explain any one application of the register.
 VIDHYADEEP INSTITUTE OF ENGINEERING
AND TECHNOLOGY
(12) List out various application of the shift register and explain any one.
(13) Design a 4-bit ripple up counter using JK flip-flops.
(14) Construct a 3-bit ripple up counter with preset and clear facility using T FFs.
(15) How SR FF can be converted into JK FF? Draw & explain in brief.
(16) Explain the working of SISO shift register.
(17) Design 4-bit Ring counter using D flip-flip.
(18) Design JK flip-flip using D flip-flip.
(19) Explain NAND SR Latch.

Module 04 A/D and D/A Converters

7-8 marks Questions

(1) Explain in detail Dual Slope A/D converter.

(2) What is Digital to Analog converter? Draw and Explain R-2R DAC.
(3) Explain Successive Approximation A/D converter in detail.
(4) Describe operation of D/A converter with binary-weighted resisters.
(5) List out various commonly used A/D converters. Draw & explain any one A/Dconverter.
(6) List out various commonly used D/A converters. Draw & explain any one D/Aconverter.
(7) Draw & explain weighted-resistor D/A converter with necessary equations.
(8) Draw & explain Flash A/D converter with necessary decoding table. Also mentionpros &cons
of the same.

3-4 Marks questions

(1) Write a brief note on quantization and encoding.

(2) List out various characteristics of a D/A converter. Discuss any one.
(3) Discuss any two characteristics of a D/A converter.
(4) Explain the specification of D/A converter.
(5) Explain R-2R ladder type D/A converter.
 VIDHYADEEP INSTITUTE OF ENGINEERING
AND TECHNOLOGY

Module 05 Semiconductor memories and Programmable logic devices

7-8 marks Questions

(1) List out different types of ROM. Also explain ROM.

(2) Draw and explain in detail the block diagram of CPLD.
(3) Write a detailed note on various types of memories.
(4) Draw and explain in brief block diagram of CPLD. Also compare CPLD with FPGA
(5) Write a short note on ROM & its types.

3-4 marks questions

(1) Explain classification of Memories.

(2) Explain the types of ROM.
(3) Differentiate between RAM & ROM.
(4) Compare SRAM with DRAM.
(5) Draw & explain the block diagram of ALU.
(6) Draw internal organization of a 16 x 4 memory chip.
(7) Write a short note on FPGA.
(8) Write a short note on Read Only Memory (ROM).
(9) Implement following functions using ROM.
F1 = ∑m (1,3,4,6) and F2 = ∑m (0,1,5,7).
(10) Compare static RAM and dynamic RAM