Professional Documents
Culture Documents
1MRK505344-UUS B en Technical Manual Line Differential Protection RED670 2.1 ANSI
1MRK505344-UUS B en Technical Manual Line Differential Protection RED670 2.1 ANSI
R E L I O N ® 670 SERIES
The software and hardware described in this document is furnished under a license and may be
used or disclosed only in accordance with the terms of such license.
This product includes software developed by the OpenSSL Project for use in the OpenSSL Toolkit.
(http://www.openssl.org/) This product includes cryptographic software written/developed by:
Eric Young (eay@cryptsoft.com) and Tim Hudson (tjh@cryptsoft.com).
Trademarks
ABB and Relion are registered trademarks of the ABB Group. All other brand or product names
mentioned in this document may be trademarks or registered trademarks of their respective
holders.
Warranty
Please inquire about the terms of warranty from your nearest ABB representative.
Disclaimer
The data, examples and diagrams in this manual are included solely for the concept or product
description and are not to be deemed as a statement of guaranteed properties. All persons
responsible for applying the equipment addressed in this manual must satisfy themselves that
each intended application is suitable and acceptable, including that any applicable safety or other
operational requirements are complied with. In particular, any risks in applications where a system
failure and/or product failure would create a risk for harm to property or persons (including but
not limited to personal injuries or death) shall be the sole responsibility of the person or entity
applying the equipment, and those so responsible are hereby requested to ensure that all
measures are taken to exclude or mitigate such risks.
This document has been carefully checked by ABB but deviations cannot be completely ruled out.
In case any errors are detected, the reader is kindly requested to notify the manufacturer. Other
than under explicit contractual commitments, in no event shall ABB be responsible or liable for any
loss or damage resulting from the use of this manual or the application of the equipment.
Conformity
This product complies with the directive of the Council of the European Communities on the
approximation of the laws of the Member States relating to electromagnetic compatibility (EMC
Directive 2004/108/EC) and concerning electrical equipment for use within specified voltage
limits (Low-voltage directive 2006/95/EC). This conformity is the result of tests conducted by ABB
in accordance with the product standard EN 60255-26 for the EMC directive, and with the product
standards EN 60255-1 and EN 60255-27 for the low voltage directive. The product is designed in
accordance with the international standards of the IEC 60255 series and ANSI C37.90.
Table of contents
Table of contents
Section 1 Introduction........................................................................................................... 45
1.1 This manual..............................................................................................................................................45
1.2 Intended audience..................................................................................................................................45
1.3 Product documentation........................................................................................................................46
1.3.1 Product documentation set.............................................................................................................46
1.3.2 Document revision history............................................................................................................... 47
1.3.3 Related documents............................................................................................................................47
1.4 Document symbols and conventions................................................................................................. 48
1.4.1 Symbols................................................................................................................................................48
1.4.2 Document conventions.....................................................................................................................49
1.5 IEC61850 edition 1 / edition 2 mapping............................................................................................ 50
1
Technical manual
Table of contents
5.1.2 Settings................................................................................................................................................ 87
5.2 Local HMI signals.................................................................................................................................... 87
5.2.1 Identification.......................................................................................................................................87
5.2.2 Function block.................................................................................................................................... 88
5.2.3 Signals.................................................................................................................................................. 88
5.3 Basic part for LED indication module................................................................................................ 88
5.3.1 Identification...................................................................................................................................... 88
5.3.2 Function block.................................................................................................................................... 89
5.3.3 Signals.................................................................................................................................................. 89
5.3.4 Settings................................................................................................................................................90
5.4 LCD part for HMI function keys control module.............................................................................. 90
5.4.1 Identification...................................................................................................................................... 90
5.4.2 Function block.................................................................................................................................... 90
5.4.3 Signals.................................................................................................................................................. 91
5.4.4 Settings................................................................................................................................................ 91
5.5 Operation principle................................................................................................................................ 92
5.5.1 Local HMI..............................................................................................................................................92
5.5.1.1 Keypad.............................................................................................................................................. 93
5.5.1.2 Display...............................................................................................................................................95
5.5.1.3 LEDs................................................................................................................................................... 97
5.5.2 LED configuration alternatives....................................................................................................... 98
5.5.2.1 Functionality ................................................................................................................................... 98
5.5.2.2 Status LEDs......................................................................................................................................98
5.5.2.3 Indication LEDs............................................................................................................................... 99
5.5.3 Function keys.................................................................................................................................... 106
5.5.3.1 Functionality ................................................................................................................................. 106
5.5.3.2 Operation principle...................................................................................................................... 106
2
Technical manual
Table of contents
6.2.4 Signals.................................................................................................................................................115
6.2.5 Settings.............................................................................................................................................. 116
6.2.6 Monitored data................................................................................................................................. 116
6.2.7 Operation principle...........................................................................................................................117
6.2.7.1 Fundamental principles of the restricted ground fault protection.....................................117
6.2.7.2 Restricted ground fault protection, low impedance differential protection....................119
6.2.7.3 Calculation of differential current and bias current...............................................................119
6.2.7.4 Detection of external ground faults..........................................................................................120
6.2.7.5 Algorithm of the restricted ground fault protection............................................................. 122
6.2.8 Technical data................................................................................................................................... 123
6.3 Line differential protection.................................................................................................................123
6.3.1 Identification..................................................................................................................................... 123
6.3.2 Functionality......................................................................................................................................124
6.3.2.1 Line differential protection, 3 or 6 CT sets L3CPDIF, L6CPDIF............................................ 124
6.3.2.2 Line differential protection 3 or 6 CT sets, with in-zone transformers LT3CPDIF ,
LT6CPDIF ........................................................................................................................................125
6.3.2.3 Analog signal transfer for line differential protection.......................................................... 126
6.3.3 Function block...................................................................................................................................128
6.3.4 Signals................................................................................................................................................ 130
6.3.5 Settings.............................................................................................................................................. 136
6.3.6 Monitored data.................................................................................................................................145
6.3.7 Operation principle.......................................................................................................................... 147
6.3.7.1 Algorithm and logic...................................................................................................................... 147
6.3.7.2 Time synchronization...................................................................................................................154
6.3.7.3 Analog signal communication for line differential protection............................................ 156
6.3.7.4 Open CT detection feature......................................................................................................... 158
6.3.7.5 Binary signal transfer...................................................................................................................160
6.3.7.6 Line differential coordination function LDLPSCH (87L)....................................................... 160
6.3.8 Technical data...................................................................................................................................164
6.4 Additional security logic for differential protection LDRGFC (11).............................................. 167
6.4.1 Identification.....................................................................................................................................167
6.4.2 Functionality......................................................................................................................................167
6.4.3 Function block.................................................................................................................................. 168
6.4.4 Signals................................................................................................................................................ 169
6.4.5 Settings.............................................................................................................................................. 169
6.4.6 Monitored data................................................................................................................................. 170
6.4.7 Operation principle...........................................................................................................................171
6.4.8 Technical data................................................................................................................................... 174
3
Technical manual
Table of contents
7.1.2 Functionality......................................................................................................................................175
7.1.3 Function block...................................................................................................................................176
7.1.4 Signals.................................................................................................................................................177
7.1.5 Settings.............................................................................................................................................. 179
7.1.6 Monitored data................................................................................................................................. 181
7.1.7 Operation principle.......................................................................................................................... 181
7.1.7.1 Full scheme measurement...........................................................................................................181
7.1.7.2 Impedance characteristic............................................................................................................182
7.1.7.3 Minimum operating current....................................................................................................... 186
7.1.7.4 Measuring principles....................................................................................................................186
7.1.7.5 Directional impedance element for quadrilateral characteristics...................................... 189
7.1.7.6 Simplified logic diagrams........................................................................................................... 190
7.1.8 Technical data...................................................................................................................................194
7.2 Phase selection, quadrilateral characteristic with fixed angle FDPSPDIS (21).........................195
7.2.1 Identification.....................................................................................................................................195
7.2.1.1 Identification................................................................................................................................. 195
7.2.2 Functionality..................................................................................................................................... 195
7.2.3 Function block.................................................................................................................................. 196
7.2.4 Signals................................................................................................................................................ 196
7.2.5 Settings.............................................................................................................................................. 197
7.2.6 Operation principle..........................................................................................................................198
7.2.6.1 Phase-to-ground fault................................................................................................................. 200
7.2.6.2 Phase-to-phase fault.................................................................................................................... 201
7.2.6.3 Three-phase faults....................................................................................................................... 203
7.2.6.4 Load encroachment..................................................................................................................... 204
7.2.6.5 Minimum operate currents......................................................................................................... 207
7.2.6.6 Simplified logic diagrams........................................................................................................... 207
7.2.7 Technical data................................................................................................................................... 213
7.3 Distance measuring zone, quadrilateral characteristic for series compensated lines
ZMCPDIS (21), ZMCAPDIS (21), ZDSRDIR (21D)................................................................................ 213
7.3.1 Identification..................................................................................................................................... 213
7.3.2 Functionality......................................................................................................................................214
7.3.3 Function block...................................................................................................................................215
7.3.4 Signals................................................................................................................................................ 215
7.3.5 Settings.............................................................................................................................................. 217
7.3.6 Monitored data................................................................................................................................. 221
7.3.7 Operation principle.......................................................................................................................... 221
7.3.7.1 Full scheme measurement...........................................................................................................221
7.3.7.2 Impedance characteristic............................................................................................................222
7.3.7.3 Minimum operating current....................................................................................................... 225
7.3.7.4 Measuring principles.................................................................................................................... 225
7.3.7.5 Directionality for series compensation....................................................................................228
7.3.7.6 Simplified logic diagrams........................................................................................................... 229
4
Technical manual
Table of contents
5
Technical manual
Table of contents
6
Technical manual
Table of contents
7
Technical manual
Table of contents
8
Technical manual
Table of contents
9
Technical manual
Table of contents
10
Technical manual
Table of contents
11
Technical manual
Table of contents
12
Technical manual
Table of contents
13
Technical manual
Table of contents
14
Technical manual
Table of contents
15
Technical manual
Table of contents
16
Technical manual
Table of contents
17
Technical manual
Table of contents
14.2.6.5 Control of the auto-reclosing open time for shot 1............................................................... 731
14.2.6.6 Long trip signal..............................................................................................................................731
14.2.6.7 Time sequence diagrams............................................................................................................ 736
14.2.7 Technical data...................................................................................................................................738
14.3 Interlocking (3)...................................................................................................................................... 739
14.3.1 Functionality..................................................................................................................................... 739
14.3.2 Operation principle..........................................................................................................................739
14.3.3 Logical node for interlocking SCILO (3).......................................................................................742
14.3.3.1 Identification................................................................................................................................. 742
14.3.3.2 Functionality.................................................................................................................................. 742
14.3.3.3 Function block............................................................................................................................... 742
14.3.3.4 Signals.............................................................................................................................................743
14.3.3.5 Logic diagram................................................................................................................................743
14.3.4 Interlocking for busbar grounding switch BB_ES (3)................................................................743
14.3.4.1 Identification................................................................................................................................. 744
14.3.4.2 Functionality..................................................................................................................................744
14.3.4.3 Function block...............................................................................................................................744
14.3.4.4 Logic diagram............................................................................................................................... 744
14.3.4.5 Signals.............................................................................................................................................745
14.3.5 Interlocking for bus-section breaker A1A2_BS (3)..................................................................... 745
14.3.5.1 Identification................................................................................................................................. 745
14.3.5.2 Functionality.................................................................................................................................. 745
14.3.5.3 Function block...............................................................................................................................746
14.3.5.4 Logic diagram................................................................................................................................747
14.3.5.5 Signals.............................................................................................................................................748
14.3.6 Interlocking for bus-section disconnector A1A2_DC (3).......................................................... 749
14.3.6.1 Identification................................................................................................................................. 750
14.3.6.2 Functionality..................................................................................................................................750
14.3.6.3 Function block...............................................................................................................................750
14.3.6.4 Logic diagram................................................................................................................................ 751
14.3.6.5 Signals............................................................................................................................................. 751
14.3.7 Interlocking for bus-coupler bay ABC_BC (3)............................................................................. 752
14.3.7.1 Identification................................................................................................................................. 752
14.3.7.2 Functionality.................................................................................................................................. 752
14.3.7.3 Function block............................................................................................................................... 754
14.3.7.4 Logic diagram................................................................................................................................755
14.3.7.5 Signals............................................................................................................................................. 757
14.3.8 Interlocking for breaker-and-a-half diameter BH (3)................................................................ 759
14.3.8.1 Identification................................................................................................................................. 760
14.3.8.2 Functionality..................................................................................................................................760
14.3.8.3 Function blocks............................................................................................................................. 761
14.3.8.4 Logic diagrams..............................................................................................................................763
14.3.8.5 Signals.............................................................................................................................................768
18
Technical manual
Table of contents
19
Technical manual
Table of contents
14.4.6.4 Settings...........................................................................................................................................813
14.4.6.5 Operation principle.......................................................................................................................813
14.4.7 Circuit breaker SXCBR..................................................................................................................... 819
14.4.7.1 Functionality ................................................................................................................................. 819
14.4.7.2 Function block............................................................................................................................... 819
14.4.7.3 Signals............................................................................................................................................ 820
14.4.7.4 Settings...........................................................................................................................................821
14.4.7.5 Operation principle.......................................................................................................................821
14.4.8 Circuit switch SXSWI....................................................................................................................... 824
14.4.8.1 Functionality ................................................................................................................................. 825
14.4.8.2 Function block...............................................................................................................................825
14.4.8.3 Signals.............................................................................................................................................825
14.4.8.4 Settings.......................................................................................................................................... 826
14.4.8.5 Operation principle...................................................................................................................... 826
14.4.9 Proxy for signals from switching device via GOOSE XLNPROXY .......................................... 830
14.4.9.1 Functionality..................................................................................................................................830
14.4.9.2 Function block...............................................................................................................................830
14.4.9.3 Signals............................................................................................................................................. 831
14.4.9.4 Settings.......................................................................................................................................... 832
14.4.9.5 Operation principle...................................................................................................................... 832
14.4.9.6 Position supervision.....................................................................................................................832
14.4.9.7 Command response evaluation................................................................................................. 833
14.4.10 Bay reserve QCRSV.......................................................................................................................... 834
14.4.10.1 Functionality..................................................................................................................................834
14.4.10.2 Function block...............................................................................................................................834
14.4.10.3 Signals.............................................................................................................................................835
14.4.10.4 Settings.......................................................................................................................................... 836
14.4.10.5 Operation principle...................................................................................................................... 836
14.4.11 Reservation input RESIN.................................................................................................................838
14.4.11.1 Functionality..................................................................................................................................838
14.4.11.2 Function block...............................................................................................................................838
14.4.11.3 Signals.............................................................................................................................................839
14.4.11.4 Settings.......................................................................................................................................... 840
14.4.11.5 Operation principle......................................................................................................................840
14.5 Logic rotating switch for function selection and LHMI presentation SLGAPC....................... 842
14.5.1 Identification.................................................................................................................................... 842
14.5.2 Functionality..................................................................................................................................... 842
14.5.3 Function block.................................................................................................................................. 843
14.5.4 Signals................................................................................................................................................843
14.5.5 Settings............................................................................................................................................. 844
14.5.6 Monitored data................................................................................................................................ 845
14.5.7 Operation principle......................................................................................................................... 845
14.5.7.1 Graphical display.......................................................................................................................... 845
20
Technical manual
Table of contents
21
Technical manual
Table of contents
22
Technical manual
Table of contents
23
Technical manual
Table of contents
24
Technical manual
Table of contents
Section 16 Logic......................................................................................................................945
16.1 Tripping logic SMPPTRC (94).............................................................................................................945
16.1.1 Identification.................................................................................................................................... 945
16.1.2 Functionality..................................................................................................................................... 945
25
Technical manual
Table of contents
26
Technical manual
Table of contents
27
Technical manual
Table of contents
28
Technical manual
Table of contents
29
Technical manual
Table of contents
30
Technical manual
Table of contents
31
Technical manual
Table of contents
32
Technical manual
Table of contents
33
Technical manual
Table of contents
34
Technical manual
Table of contents
35
Technical manual
Table of contents
36
Technical manual
Table of contents
37
Technical manual
Table of contents
19.15.2 Functionality....................................................................................................................................1219
19.15.3 Settings............................................................................................................................................ 1219
19.16 GOOSE voltage control receiving block GOOSEVCTRRCV.......................................................... 1219
19.16.1 Identification................................................................................................................................... 1219
19.16.2 Functionality....................................................................................................................................1219
19.16.3 Function block................................................................................................................................ 1220
19.16.4 Signals.............................................................................................................................................. 1220
19.17 MULTICMDRCV and MULTICMDSND...............................................................................................1220
19.17.1 Functionality................................................................................................................................... 1220
19.17.2 Design............................................................................................................................................... 1221
19.17.2.1 General...........................................................................................................................................1221
19.17.3 Function block................................................................................................................................. 1221
19.17.4 Signals...............................................................................................................................................1222
19.17.5 Settings............................................................................................................................................ 1223
19.17.6 Operation principle........................................................................................................................ 1224
19.18 Security events on protocols SECALARM...................................................................................... 1224
19.18.1 Security alarm SECALARM............................................................................................................ 1224
19.18.1.1 Signals........................................................................................................................................... 1224
19.18.1.2 Settings.........................................................................................................................................1224
19.19 Activity logging parameters ACTIVLOG......................................................................................... 1224
19.19.1 Activity logging ACTIVLOG...........................................................................................................1224
19.19.2 Settings............................................................................................................................................ 1225
Section 21 Security................................................................................................................1237
21.1 Authority check ATHCHCK................................................................................................................ 1237
21.1.1 Identification................................................................................................................................... 1237
21.1.2 Functionality....................................................................................................................................1237
21.1.3 Operation principle ....................................................................................................................... 1238
21.1.3.1 Authorization with Central Account Management enabled IED....................................... 1240
21.2 Authority management AUTHMAN................................................................................................. 1242
38
Technical manual
Table of contents
21.2.1 Identification...................................................................................................................................1242
21.2.2 AUTHMAN........................................................................................................................................ 1243
21.2.3 Settings............................................................................................................................................ 1243
21.3 FTP access with password FTPACCS..............................................................................................1243
21.3.1 Identification...................................................................................................................................1243
21.3.2 FTP access with TLS, FTPACCS................................................................................................... 1243
21.3.3 Settings............................................................................................................................................1244
21.4 Authority status ATHSTAT................................................................................................................1244
21.4.1 Identification.................................................................................................................................. 1244
21.4.2 Functionality................................................................................................................................... 1244
21.4.3 Function block................................................................................................................................ 1244
21.4.4 Signals.............................................................................................................................................. 1244
21.4.5 Settings............................................................................................................................................1245
21.4.6 Operation principle .......................................................................................................................1245
21.5 Self supervision with internal event list INTERRSIG.................................................................... 1245
21.5.1 Functionality................................................................................................................................... 1245
21.5.2 Function block................................................................................................................................ 1245
21.5.3 Signals.............................................................................................................................................. 1246
21.5.4 Settings............................................................................................................................................1246
21.5.5 Operation principle........................................................................................................................1246
21.5.5.1 Internal signals............................................................................................................................ 1247
21.5.5.2 Supervision of analog inputs....................................................................................................1249
21.5.6 Technical data.................................................................................................................................1249
21.6 ChangeLock function CHNGLCK..................................................................................................... 1250
21.6.1 Functionality................................................................................................................................... 1250
21.6.2 Function block................................................................................................................................ 1250
21.6.3 Signals.............................................................................................................................................. 1250
21.6.4 Operation principle .......................................................................................................................1250
21.7 Denial of service DOS......................................................................................................................... 1251
21.7.1 Functionality ................................................................................................................................... 1251
21.7.2 Function blocks...............................................................................................................................1251
21.7.3 Signals.............................................................................................................................................. 1252
21.7.4 Settings............................................................................................................................................ 1252
21.7.5 Monitored data............................................................................................................................... 1253
21.7.6 Operation principle........................................................................................................................ 1253
39
Technical manual
Table of contents
40
Technical manual
Table of contents
41
Technical manual
Table of contents
42
Technical manual
Table of contents
43
Technical manual
Table of contents
Section 24 Labels...................................................................................................................1373
24.1 Labels on IED........................................................................................................................................1373
Section 27 Glossary...............................................................................................................1417
44
Technical manual
1MRK 505 344-UUS B Section 1
Introduction
Section 1 Introduction
The technical manual contains operation principle descriptions, and lists function blocks, logic
diagrams, input and output signals, setting parameters and technical data, sorted per function.
The manual can be used as a technical reference during the engineering phase, installation and
commissioning phase, and during normal service.
This manual addresses system engineers and installation and commissioning personnel, who use
technical data during engineering, installation and commissioning, and in normal service.
The system engineer must have a thorough knowledge of protection systems, protection
equipment, protection functions and the configured functional logic in the IEDs. The installation
and commissioning personnel must have a basic knowledge in handling electronic equipment.
45
Technical manual
Section 1 1MRK 505 344-UUS B
Introduction
Decommissioning
Commissioning
Maintenance
Engineering
Operation
Installing
Engineering manual
Installation manual
Commissioning manual
Operation manual
Application manual
Technical manual
Communication
protocol manual
Cyber security
deployment guideline
IEC07000220-4-en.vsd
IEC07000220 V4 EN-US
The installation manual contains instructions on how to install the IED. The manual provides
procedures for mechanical and electrical installation. The chapters are organized in the
chronological order in which the IED should be installed.
The commissioning manual contains instructions on how to commission the IED. The manual can
also be used by system engineers and maintenance personnel for assistance during the testing
phase. The manual provides procedures for the checking of external circuitry and energizing the
IED, parameter setting and configuration as well as verifying settings by secondary injection. The
manual describes the process of testing an IED in a substation which is not in service. The
chapters are organized in the chronological order in which the IED should be commissioned. The
relevant procedures may be followed also during the service and maintenance activities.
46
Technical manual
1MRK 505 344-UUS B Section 1
Introduction
The operation manual contains instructions on how to operate the IED once it has been
commissioned. The manual provides instructions for the monitoring, controlling and setting of the
IED. The manual also describes how to identify disturbances and how to view calculated and
measured power grid data to determine the cause of a fault.
The application manual contains application descriptions and setting guidelines sorted per
function. The manual can be used to find out when and for what purpose a typical protection
function can be used. The manual can also provide assistance for calculating settings.
The technical manual contains operation principle descriptions, and lists function blocks, logic
diagrams, input and output signals, setting parameters and technical data, sorted per function.
The manual can be used as a technical reference during the engineering phase, installation and
commissioning phase, and during normal service.
The communication protocol manual describes the communication protocols supported by the
IED. The manual concentrates on the vendor-specific implementations.
The point list manual describes the outlook and properties of the data points specific to the IED.
The manual should be used in conjunction with the corresponding communication protocol
manual.
The cyber security deployment guideline describes the process for handling cyber security when
communicating with the IED. Certification, Authorization with role based access control, and
product engineering for cyber security related events are described and sorted by function. The
guideline can be used as a technical reference during the engineering phase, installation and
commissioning phase, and during normal service.
47
Technical manual
Section 1 1MRK 505 344-UUS B
Introduction
The electrical warning icon indicates the presence of a hazard which could result in
electrical shock.
The warning icon indicates the presence of a hazard which could result in personal
injury.
The caution hot surface icon indicates important information or warning about the
temperature of product surfaces.
Class 1 Laser product. Take adequate measures to protect the eyes and do not view
directly with optical instruments.
The information icon alerts the reader of important facts and conditions.
The tip icon indicates advice on, for example, how to design your project or how to
use a certain function.
Although warning hazards are related to personal injury, it is necessary to understand that under
certain operational conditions, operation of damaged equipment may result in degraded process
performance leading to personal injury or death. It is important that the user fully complies with all
warning and cautionary notices.
48
Technical manual
1MRK 505 344-UUS B Section 1
Introduction
• Abbreviations and acronyms in this manual are spelled out in the glossary. The glossary also
contains definitions of important terms.
• Push button navigation in the LHMI menu structure is presented by using the push button
icons.
For example, to navigate between the options, use and .
• HMI menu paths are presented in bold.
For example, select Main menu/Settings.
• LHMI messages are shown in Courier font.
For example, to save the changes in non-volatile memory, select Yes and press .
• Parameter names are shown in italics.
For example, the function can be enabled and disabled with the Operation setting.
• Each function block symbol shows the available input/output signal.
• the character ^ in front of an input/output signal name indicates that the signal name
may be customized using the PCM600 software.
• the character * after an input signal name indicates that the signal must be connected
to another function block in the application configuration to achieve a valid application
configuration.
• Dimensions are provided both in inches and millimeters. If it is not specifically mentioned
then the dimension is in millimeters.
• Logic diagrams describe the signal logic of the function block and are bordered by dashed
lines.
In a logic diagram, input and output signal paths are shown as lines that touch the outer
border of the diagram. Input signals are always on the left-hand side and output signals are
on the right-hand side.
Input and output signals can be configured using PCM600. They can be connected to the
inputs and outputs of other functions and to binary inputs and outputs. Examples of input
signals are BLKTR, BLOCK, and VTSZ. Examples of output signals are TRIP, START, STL1, STL2,
and STL3.
• Frames with a shaded area on the right-hand side represent setting parameters. These
parameters can only be set via the PST or LHMI. Their values are high (1) only when the
corresponding setting parameter is set to the symbolic value specified within the frame.
Example is the signal Timer tPP=On. Their logical values correspond automatically to the
selected setting value.
• Internal signals are illustrated graphically and end approximately 2 mm from the frame
edge. If an internal signal path cannot be drawn with a continuous line, the same signal
name is used where the signal should continue, see figure 2 and figure 3. Example of the
internal signal is BLK.
• Signal paths that extend beyond the logic diagram and continue in another diagram will
be approximately 2 mm from the frame edge, see figure 3 and figure 4. Examples are
STNDL1N, STNDL2N, STNDL3N, STNDL1L2, STNDL2L3, and STNDL3L1.
49
Technical manual
Section 1 1MRK 505 344-UUS B
Introduction
Illustrations are used as an example and might show other products than the one
the manual describes. The example that is illustrated is still valid.
50
Technical manual
1MRK 505 344-UUS B Section 1
Introduction
51
Technical manual
Section 1 1MRK 505 344-UUS B
Introduction
52
Technical manual
1MRK 505 344-UUS B Section 1
Introduction
53
Technical manual
Section 1 1MRK 505 344-UUS B
Introduction
54
Technical manual
1MRK 505 344-UUS B Section 1
Introduction
55
Technical manual
Section 1 1MRK 505 344-UUS B
Introduction
56
Technical manual
1MRK 505 344-UUS B Section 1
Introduction
57
Technical manual
58
1MRK 505 344-UUS B Section 2
Available functions
59
Technical manual
Section 2 1MRK 505 344-UUS B
Available functions
60
Technical manual
1MRK 505 344-UUS B Section 2
Available functions
Voltage protection
UV2PTUV 27 Two step undervoltage protection 0-2
OV2PTOV 59 Two step overvoltage protection 0-2
ROV2PTOV 59N Two step residual overvoltage protection 0-2
OEXPVPH 24 Overexcitation protection 0-1
VDCPTOV 60 Voltage differential protection 0-2
LOVPTUV 27 Loss of voltage check 1
PAPGAPC 27 Radial feeder protection 0–1
Frequency protection
SAPTUF 81 Underfrequency protection 0-6
SAPTOF 81 Overfrequency protection 0-6
SAPFRC 81 Rate-of-change frequency protection 0-2
Multipurpose protection
CVGAPC General current and voltage protection 0-4
General calculation
SMAIHPAC Multipurpose filter 0-6
1) 67 requires voltage
2) 67N requires voltage
61
Technical manual
Section 2 1MRK 505 344-UUS B
Available functions
62
Technical manual
1MRK 505 344-UUS B Section 2
Available functions
63
Technical manual
Section 2 1MRK 505 344-UUS B
Available functions
64
Technical manual
1MRK 505 344-UUS B Section 2
Available functions
65
Technical manual
Section 2 1MRK 505 344-UUS B
Available functions
66
Technical manual
1MRK 505 344-UUS B Section 2
Available functions
67
Technical manual
Section 2 1MRK 505 344-UUS B
Available functions
68
Technical manual
1MRK 505 344-UUS B Section 2
Available functions
69
Technical manual
70
1MRK 505 344-UUS B Section 3
Analog inputs
Analog input channels must be configured and set properly in order to get correct measurement
results and correct protection operations. For power measuring and all directional and differential
functions the directions of the input currents must be defined in order to reflect the way the
current transformers are installed/connected in the field ( primary and secondary connections ).
Measuring and protection algorithms in the IED use primary system quantities. Setting values are
in primary quantities as well and it is important to set the data about the connected current and
voltage transformers properly.
A reference PhaseAngleRef can be defined to facilitate service values reading. This analog channels
phase angle will always be fixed to zero degrees and all other angle information will be shown in
relation to this analog input. During testing and commissioning of the IED the reference channel
can be changed to facilitate testing and service values reading.
The hardware channels appear in the signal matrix tool (SMT) and in ACT when a
TRM is included in the configuration with the hardware configuration tool. In the
SMT or the ACT they can be mapped to the desired virtual input (SMAI) of the IED
and used internally in the configuration.
3.3 Signals
PID-3920-OUTPUTSIGNALS v4
71
Technical manual
Section 3 1MRK 505 344-UUS B
Analog inputs
PID-3921-OUTPUTSIGNALS v5
PID-3922-OUTPUTSIGNALS v4
72
Technical manual
1MRK 505 344-UUS B Section 3
Analog inputs
PID-3923-OUTPUTSIGNALS v5
PID-3924-OUTPUTSIGNALS v5
PID-6598-OUTPUTSIGNALS v4
73
Technical manual
Section 3 1MRK 505 344-UUS B
Analog inputs
3.4 Settings
SEMOD129840-4 v2
Dependent on ordered IED type.
PID-4153-SETTINGS v8
74
Technical manual
1MRK 505 344-UUS B Section 3
Analog inputs
PID-3920-SETTINGS v5
75
Technical manual
Section 3 1MRK 505 344-UUS B
Analog inputs
PID-3921-SETTINGS v5
76
Technical manual
1MRK 505 344-UUS B Section 3
Analog inputs
PID-3922-SETTINGS v5
77
Technical manual
Section 3 1MRK 505 344-UUS B
Analog inputs
PID-3923-SETTINGS v5
78
Technical manual
1MRK 505 344-UUS B Section 3
Analog inputs
PID-3924-SETTINGS v5
79
Technical manual
Section 3 1MRK 505 344-UUS B
Analog inputs
PID-6598-SETTINGS v4
80
Technical manual
1MRK 505 344-UUS B Section 3
Analog inputs
PID-3920-MONITOREDDATA v4
PID-3921-MONITOREDDATA v4
PID-3922-MONITOREDDATA v4
81
Technical manual
Section 3 1MRK 505 344-UUS B
Analog inputs
PID-3923-MONITOREDDATA v4
PID-3924-MONITOREDDATA v4
PID-6598-MONITOREDDATA v4
The direction of a current depends on the connection of the CT. The main CTs are typically star
(WYE) connected and can be connected with the Star (WYE) point towards the object or away from
the object. This information must be set in the IED.
• Positive value of current or power means that the quantity has the direction into the object.
• Negative value of current or power means that the quantity has the direction out from the
object.
For directional functions the directional conventions are defined as follows (see figure 5)
82
Technical manual
1MRK 505 344-UUS B Section 3
Analog inputs
Protected Object
Line, transformer, etc
e.g. P, Q, I e.g. P, Q, I
Measured quantity is Measured quantity is
positive when flowing positive when flowing
towards the object towards the object
en05000456-2.vsd
ANSI05000456 V2 EN-US
The settings of the IED is performed in primary values. The ratios of the main CTs and VTs are
therefore basic data for the IED. The user has to set the rated secondary and primary currents and
voltages of the CTs and VTs to provide the IED with their rated ratios.
The CT and VT ratio and the name on respective channel is done under Main menu/Hardware/
Analog modules in the Parameter Settings tool or on the HMI.
M16988-1 v11
Table 28: TRM - Energizing quantities, rated values and limits for protection transformer
Description Value
Frequency
Rated frequency fr 50/60 Hz
Current inputs
Rated current Ir 1 or 5 A
83
Technical manual
Section 3 1MRK 505 344-UUS B
Analog inputs
Description Value
Voltage inputs **)
Rated voltage Ur 110 or 220 V
Table 29: TRM - Energizing quantities, rated values and limits for measuring transformer
Description Value
Frequency
Rated frequency fr 50/60 Hz
Current inputs
Rated current Ir 1A 5A
Voltage inputs *)
Rated voltage Ur 110 or 220 V
SEMOD53376-2 v6
84
Technical manual
1MRK 505 344-UUS B Section 4
Binary input and output modules
The debounce filter eliminates bounces and short disturbances on a binary input.
A time counter is used for filtering. The time counter is increased once in a millisecond when a
binary input is high, or decreased when a binary input is low. A new debounced binary input signal
is forwarded when the time counter reaches the set DebounceTime value and the debounced input
value is high or when the time counter reaches 0 and the debounced input value is low. The default
setting of DebounceTime is 1 ms.
The binary input ON-event gets the time stamp of the first rising edge, after which the counter
does not reach 0 again. The same happens when the signal goes down to 0 again.
Binary input wiring can be very long in substations and there are electromagnetic fields from for
example nearby breakers. An oscillation filter is used to reduce the disturbance from the system
when a binary input starts oscillating.
An oscillation counter counts the debounced signal state changes during 1 s. If the counter value is
greater than the set value OscBlock, the input signal is blocked. The input signal is ignored until
the oscillation counter value during 1 s is below the set value OscRelease.
4.1.3 Settings
GUID-07348953-4A72-444B-A31A-030ABEA8E0C4 v1
OscBlock must always be set to a value greater than OscRelease. If this is not done,
oscillation detection will not function correctly, and the resulting behaviour will be
undefined.
85
Technical manual
Section 4 1MRK 505 344-UUS B
Binary input and output modules
86
Technical manual
1MRK 505 344-UUS B Section 5
Local Human-Machine-Interface LHMI
5.1.1 Identification
GUID-84392EFF-4D3F-4A67-A6ED-34C6E98574D6 v1
5.1.2 Settings
PID-6457-SETTINGS v3
5.2.1 Identification
GUID-03AB7AEE-87D3-4F3C-B6B9-B1EB1B538E38 v1
87
Technical manual
Section 5 1MRK 505 344-UUS B
Local Human-Machine-Interface LHMI
LHMICTRL
CLRLEDS HMI-ON
RED-S
YELLOW-S
YELLOW-F
CLRPULSE
LEDSCLRD
IEC09000320-1-en.vsd
IEC09000320 V1 EN-US
5.2.3 Signals
PID-3992-INPUTSIGNALS v5
PID-3992-OUTPUTSIGNALS v5
5.3.1 Identification
GUID-6E36C0BC-F284-4C88-A4A8-9535D3BE8B14 v2
GRP2_LED1 -
GRP2_LED15
GRP3_LED1 -
GRP3_LED15
88
Technical manual
1MRK 505 344-UUS B Section 5
Local Human-Machine-Interface LHMI
LEDGEN
BLOCK NEWIND
RESET ACK
IEC09000321-1-en.vsd
IEC09000321 V1 EN-US
GRP1_LED1
^HM1L01R
^HM1L01Y
^HM1L01G
IEC09000322 V1 EN-US
5.3.3 Signals
PID-4114-INPUTSIGNALS v4
PID-4114-OUTPUTSIGNALS v4
PID-1697-INPUTSIGNALS v16
89
Technical manual
Section 5 1MRK 505 344-UUS B
Local Human-Machine-Interface LHMI
5.3.4 Settings
PID-4114-SETTINGS v5
PID-1697-SETTINGS v16
5.4 LCD part for HMI function keys control module GUID-EECAE7FA-7078-472C-A429-F7607DB884EB v2
5.4.1 Identification
GUID-E6611022-5EA3-420D-ADCD-9D1E7604EFEB v1
FNKEYMD1
^LEDCTL1 ^FKEYOUT1
IEC09000327 V1 EN-US
90
Technical manual
1MRK 505 344-UUS B Section 5
Local Human-Machine-Interface LHMI
Only the function block for the first button is shown above. There is a similar block for every
function key button.
5.4.3 Signals
PID-1657-INPUTSIGNALS v16
PID-1657-OUTPUTSIGNALS v17
5.4.4 Settings
PID-1657-SETTINGS v17
PID-6327-SETTINGS v1
GUID-BCE87D54-C836-40EE-8DA7-779B767059AB v1
MenuShortcut values are product dependent and created dynamically depending on the product
main menu.
91
Technical manual
Section 5 1MRK 505 344-UUS B
Local Human-Machine-Interface LHMI
ANSI13000239-2-en.vsd
ANSI13000239 V2 EN-US
• Keypad
• Display (LCD)
• LED indicators
• Communication port for PCM600
92
Technical manual
1MRK 505 344-UUS B Section 5
Local Human-Machine-Interface LHMI
The LHMI keypad contains push-buttons which are used to navigate in different views or menus.
The push-buttons are also used to acknowledge alarms, reset indications, provide help and switch
between local and remote control mode.
The keypad also contains programmable push-buttons that can be configured either as menu
shortcut or control buttons.
93
Technical manual
Section 5 1MRK 505 344-UUS B
Local Human-Machine-Interface LHMI
24
1
23
2
18
3
19
6 20
21
7 22
8 9 10 11 12 13 14 15 16 17
ANSI15000157-1-en.vsdx
ANSI15000157 V1 EN-US
Figure 11: LHMI keypad with object control, navigation and command push-buttons and
RJ-45 communication port
94
Technical manual
1MRK 505 344-UUS B Section 5
Local Human-Machine-Interface LHMI
22 Communication port
23 Programmable indication LEDs
24 IED status LEDs
The LHMI includes a graphical monochrome liquid crystal display (LCD) with a resolution of 320 x
240 pixels. The character size can vary.
IEC15000270-1-en.vsdx
IEC15000270 V1 EN-US
1 Path
2 Content
3 Status
4 Scroll bar (appears when needed)
95
Technical manual
Section 5 1MRK 505 344-UUS B
Local Human-Machine-Interface LHMI
• The path shows the current location in the menu structure. If the path is too long to be shown,
it is truncated from the beginning, and the truncation is indicated with three dots.
• The content area shows the menu content.
• The status area shows the current IED time, the user that is currently logged in and the object
identification string which is settable via the LHMI or with PCM600.
• If text, pictures or other items do not fit in the display, a vertical scroll bar appears on the
right. The text in content area is truncated from the beginning if it does not fit in the display
horizontally. Truncation is indicated with three dots.
IEC15000138-1-en.vsdx
IEC15000138 V1 EN-US
The function key button panel shows on request what actions are possible with the function
buttons. Each function button has a LED indication that can be used as a feedback signal for the
function button control action. The LED is connected to the required signal with PCM600.
96
Technical manual
1MRK 505 344-UUS B Section 5
Local Human-Machine-Interface LHMI
IEC13000281-1-en.vsd
GUID-C98D972D-D1D8-4734-B419-161DBC0DC97B V1 EN-US
IEC13000240-1-en.vsd
GUID-5157100F-E8C0-4FAB-B979-FD4A971475E3 V1 EN-US
The LHMI includes three protection status LEDs above the display: Normal, Pickup and Trip.
97
Technical manual
Section 5 1MRK 505 344-UUS B
Local Human-Machine-Interface LHMI
There are 15 programmable indication LEDs on the front of the LHMI. Each LED can indicate three
states with the colors: green, yellow and red. The texts related to each three-color LED are divided
into three panels.
There are 3 separate panels of LEDs available. The 15 physical three-color LEDs in one LED group
can indicate 45 different signals. Altogether, 135 signals can be indicated since there are three LED
groups. The LEDs are lit according to priority, with red being the highest and green the lowest
priority. For example, if on one panel there is an indication that requires the green LED to be lit,
and on another panel there is an indication that requires the red LED to be lit, the red LED takes
priority and is lit. The LEDs can be configured with PCM600 and the operation mode can be
selected with the LHMI or PCM600.
Information panels for the indication LEDs are shown by pressing the Multipage button. Pressing
that button cycles through the three pages. A lit or un-acknowledged LED is indicated with a
highlight. Such lines can be selected by using the Up/Down arrow buttons. Pressing the Enter key
shows details about the selected LED. Pressing the ESC button exits from information pop-ups as
well as from the LED panel as such.
The Multipage button has a LED. This LED is lit whenever any LED on any panel is lit. If there are un-
acknowledged indication LEDs, then the Multipage LED blinks. To acknowledge LEDs, press the
Clear button to enter the Reset menu (refer to description of this menu for details).
There are two additional LEDs which are next to the control buttons and . They can, for
example, represent the status of a circuit breaker. The LEDs are controlled by the function block
OPENCLOSE_LED which must be configured to show the status of the breaker.
The function blocks LEDGEN and GRP1_LEDx, GRP2_LEDx and GRP3_LEDx (x=1-15) controls and
supplies information about the status of the indication LEDs. The input and output signals of the
function blocks are configured with PCM600. The input signal for each LED is selected individually
using SMT or ACT. Each LED is controlled by the GRPn_LEDx (n=1-3) function block that controls
the color and the operating mode.
Each indication LED on local HMI can be set individually to operate in 6 different sequences; two as
follow type and four as latch type. Two of the latching sequence types are intended to be used as a
protection indication system, either in collecting or restarting mode, with reset functionality. The
other two are intended to be used as signalling system in collecting mode with acknowledgment
functionality.
There are three status LEDs above the LCD in front of the IED: green, yellow and red.
The green LED has a fixed function that presents the healthy status of the IED. The yellow and red
LEDs are user configured. The yellow LED can be used to indicate that a disturbance report is
triggered (steady) or that the IED is in test mode (flashing). The red LED can be used to indicate a
trip command.
98
Technical manual
1MRK 505 344-UUS B Section 5
Local Human-Machine-Interface LHMI
• Green LED: unlit > no power; blinking > startup or abnormal situation (IED is not in service);
steady > IED is in service
• Yellow LED: unlit > no attention required; blinking > IED is in Testmode (IED is not in normal
service); steady > at least one of the signals configured to turn the yellow LED on has been
active
• Red LED: unlit > no attention required; blinking > user performs a common write from
PCM600; steady > at least one of the signals configured to turn the red LED on has been
active
The yellow and red status LEDs are configured in the disturbance recorder function, DRPRDRE, by
connecting a pickup or trip signal from the actual function to a BxRBDR binary input function block
using the PCM600, and configuring the setting to Off,Pickup or Trip for that particular signal.
Collecting mode
• LEDs that are used in the collecting mode of operation are accumulated continuously until the
unit is acknowledged manually. This mode is suitable when the LEDs are used as a simplified
alarm system. When all three inputs (red, yellow and green) are connected to different sources
of events for the same function block, collecting mode shows the highest priority LED color
that was activated since the latest acknowledgment was made. If a number of different
indications were made since the latest acknowledgment, it is not possible to get a clear view
of what triggered the latest event without looking at the sequence of events list. A condition
for getting the sequence of events is that the signals have been engineered in the disturbance
recorder.
Re-starting mode
• In the re-starting mode of operation each new pickup resets all previous active LEDs and
activates only those which appear during one disturbance. Only LEDs defined for re-starting
mode with the latched sequence type 6 (LatchedReset-S) will initiate a reset and a restart at a
new disturbance. A disturbance is defined to end a settable time after the reset of the
activated input signals or when the maximum time limit has elapsed. In sequence 6, the
restarting or reset mode means that upon occurrence of any new event, all previous
indications will be reset. This facilitates that only the LED indications related to the latest
event is shown.
Acknowledgment/reset GUID-E6727E8F-C28B-4295-AE21-BC5643363805 v3
99
Technical manual
Section 5 1MRK 505 344-UUS B
Local Human-Machine-Interface LHMI
operated from an external push button or a function button. The function is positive
edge triggered, not level triggered. This means that even if the button is continuously
pressed, the acknowledgment/reset only affects indications active at the moment when
the button is first pressed.
• Automatic reset
• The automatic reset can only be performed for LED indications defined for re-starting
mode with the latched sequence type 6 (LatchedReset-S). When the automatic reset of
the LEDs has been performed, still persisting indications will be indicated with a steady
light.
The figures below show the function of available sequences selectable for each LED separately.
The following 6 sequences are available:
• Sequence 1: Follow-S
• Sequence 2: Follow-F
• Sequence 3: LatchedAck-F-S
• Sequence 4: LatchedAck-S-F
• Sequence 5: LatchedColl-S
• Sequence 6: LatchedReset-S
For sequence 1 and 2, which are of the Follow type, the acknowledgment (Ack ) /reset function is
not applicable because the indication shown by the LED follows its input signal. Sequence 3 and 4,
which are of the Latched type with acknowledgement, are only working in collecting (Coll) mode.
Sequence 5 is working according to Latched type and collecting mode while Sequence 6 is working
according to Latched type and re-starting (Reset) mode. The letters S and F in the sequence
names have the meaning S = Steady and F = Flash.
At the activation of the input signal to any LED, the indication on the corresponding LED obtains a
color that corresponds to the activated input, and operates according to the selected sequence
diagrams shown below.
In the sequence diagrams the different statuses of the LEDs are shown using the following
symbols:
100
Technical manual
1MRK 505 344-UUS B Section 5
Local Human-Machine-Interface LHMI
Activating
signal
LED
IEC01000228_2_en.vsd
IEC01000228 V2 EN-US
Activating
signal GREEN
Activating
signal RED
LED G G R G
IEC09000312_1_en.vsd
IEC09000312 V1 EN-US
Activating
signal
LED
Acknow.
en01000231.vsd
IEC01000231 V1 EN-US
101
Technical manual
Section 5 1MRK 505 344-UUS B
Local Human-Machine-Interface LHMI
The sequence described below is valid only if the same function block is used for all
three colour LEDs.
When an acknowledgment is performed, all indications that appear before the indication with
higher priority has been reset, will be acknowledged, independent of if the low priority indication
appeared before or after acknowledgment. In Figure 20 it is shown the sequence when a signal of
lower priority becomes activated after acknowledgment has been performed on a higher priority
signal. The low priority signal will be shown as acknowledged when the high priority signal resets.
Activating
signal GREEN
Activating
signal RED
R R G
LED
Acknow
IEC09000313_1_en.vsd
IEC09000313 V1 EN-US
Activating
signal GREEN
Activating
signal YELLOW
Activating
signal RED
LED G Y R R Y
Acknow.
IEC09000314-1-en.vsd
IEC09000314 V1 EN-US
102
Technical manual
1MRK 505 344-UUS B Section 5
Local Human-Machine-Interface LHMI
Activating
signal GREEN
Activating
signal YELLOW
Activating
signal RED
LED G G R R Y
Acknow.
IEC09000315-1-en.vsd
IEC09000315 V1 EN-US
Activating
signal
LED
Reset
IEC01000235_2_en.vsd
IEC01000235 V2 EN-US
103
Technical manual
Section 5 1MRK 505 344-UUS B
Local Human-Machine-Interface LHMI
Activating
signal GREEN
Activating
signal RED
R G
LED
Reset
IEC09000316_1_en.vsd
IEC09000316 V1 EN-US
Disturbance
tRestart
Activating
signal 1
Activating
signal 2
LED 1
LED 2
Automatic
reset
Manual
reset
IEC01000239_2-en.vsd
IEC01000239 V2 EN-US
Figure 25: Operating sequence 6 (LatchedReset-S), two indications within same disturbance
Figure 26 shows the timing diagram for a new indication after tRestart time has elapsed.
104
Technical manual
1MRK 505 344-UUS B Section 5
Local Human-Machine-Interface LHMI
Disturbance Disturbance
tRestart tRestart
Activating
signal 1
Activating
signal 2
LED 1
LED 2
Automatic
reset
Manual
reset
IEC01000240_2_en.vsd
IEC01000240 V2 EN-US
Disturbance
tRestart
Activating
signal 1
Activating
signal 2
LED 1
LED 2
Automatic
reset
Manual
reset
IEC01000241_2_en.vsd
IEC01000241 V2 EN-US
Figure 27: Operating sequence 6 (LatchedReset-S), two indications within same disturbance
but with reset of activating signal between
Figure 28 shows the timing diagram for manual reset.
105
Technical manual
Section 5 1MRK 505 344-UUS B
Local Human-Machine-Interface LHMI
Disturbance
tRestart
Activating
signal 1
Activating
signal 2
LED 1
LED 2
Automatic
reset
Manual
reset
IEC01000242_2_en.vsd
IEC01000242 V2 EN-US
Local Human-Machine-Interface (LHMI) has five function buttons, directly to the left of the LCD,
that can be configured either as menu shortcut or control buttons. Each button has an indication
LED that can be configured in the application configuration.
When used as a menu shortcut, a function button provides a fast way to navigate between default
nodes in the menu tree. When used as a control, the button can control a binary signal.
Each output on the FNKEYMD1 - FNKEYMD5 function blocks can be controlled from the LHMI
function keys. By pressing a function button on the LHMI, the output status of the actual function
block will change. These binary outputs can in turn be used to control other function blocks, for
example, switch control blocks, binary I/O outputs etc.
FNKEYMD1 - FNKEYMD5 function block also has a number of settings and parameters that control
the behavior of the function block. These settings and parameters are normally set using the PST.
Setting OFF
106
Technical manual
1MRK 505 344-UUS B Section 5
Local Human-Machine-Interface LHMI
Input value
Output value
IEC09000330-2-en.vsd
IEC09000330 V2 EN-US
In this mode the output toggles each time the function key has been pressed for more than
500ms. Note that the input attribute is reset each time the function block executes. The function
block execution is marked with a dotted line below.
Input value
500ms 500ms 500ms
Output value
IEC09000331_1_en.vsd
IEC09000331 V2 EN-US
In this mode the output sets high (1) when the function key has been pressed for more than
500ms and remains high according to set pulse time. After this time the output will go back to 0.
The input attribute is reset when the function block detects it being high and there is no output
pulse.
Note that the third positive edge on the input attribute does not cause a pulse, since the edge was
applied during pulse output. A new pulse can only begin when the output is zero; else the trigger
edge is lost.
Input value
500ms 500ms 500ms 500ms
IEC09000332_2_en.vsd
IEC09000332 V2 EN-US
107
Technical manual
Section 5 1MRK 505 344-UUS B
Local Human-Machine-Interface LHMI
108
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
SYMBOL-CC V2 EN-US
High impedance differential protection, single phase (HZPDIF) (87) functions can be used when
the involved CTs have the same turns ratio and similar magnetizing characteristics. It utilizes an
external CT secondary current summation by wiring. Actually all CT secondary circuits which are
involved in the differential scheme are connected in parallel. External series resistor, and a voltage
dependent resistor which are both mounted externally to the IED, are also required.
The external resistor unit shall be ordered under IED accessories in the Product Guide.
HZPDIF (87) can be used to protect tee-feeders or busbars, reactors, motors, auto-transformers,
capacitor banks and so on. One such function block is used for a high-impedance restricted earth
fault protection. Three such function blocks are used to form three-phase, phase-segregated
differential protection.
HZPDIF (87)
ISI* TRIP
BLOCK ALARM
BLKTR MEASVOLT
ANSI05000363-2-en.vsd
ANSI05000363 V2 EN-US
109
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
PID-6990-INPUTSIGNALS v1
PID-6990-OUTPUTSIGNALS v1
PID-6990-SETTINGS v1
M13075-3 v11
High impedance protection system is a simple technique which requires that all CTs, used in the
protection scheme, have relatively high knee point voltage, similar magnetizing characteristic and
110
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
the same ratio. These CTs are installed in all ends of the protected object. In order to make a
scheme all CT secondary circuits belonging to one phase are connected in parallel. From the CT
junction points a measuring branch is connected. The measuring branch is a series connection of
one variable setting resistor (or series resistor) RS with high ohmic value and an over-current
element. Thus, the high impedance differential protection responds to the current flowing
through the measuring branch. However, this current is result of a differential voltage caused by
this parallel CT connection across the measuring branch. Non-linear resistor (that is, metrosil) is
used in order to protect entire scheme from high peak voltages which may appear during internal
faults. Typical high impedance differential scheme is shown in Figure 33. Note that only one phase
is shown in this figure.
RS
3 V
I
1
I> (50) 5
GUID-C7509DA3-F6AA-4BA0-9D08-EAA376663AFA V1 EN-US
1. shows one main CT secondary winding connected in parallel with all other CTs, from the same
phase, connected to this scheme.
2. shows the scheme earthing point.
It is of utmost importance to insure that only one earthing point exists in such
protection scheme.
111
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
Due to the parallel CT connections the high impedance differential relay can only measure one
current and that is the relay operating quantity. That means that there is no any stabilizing
quantity (that is, bias) in high-impedance differential protection schemes. Therefore in order to
guaranty the stability of the differential relay during external faults the operating quantity must
not exceed the set pickup value. Thus, for external faults, even with severe saturation of some of
the current transformers, the voltage across the measuring branch shall not rise above the relay
set pickup value. To achieve that a suitable value for setting resistor RS is selected in such a way
that the saturated CT secondary winding provides a much lower impedance path for the false
differential current than the measuring branch. In case of an external fault causing current
transformer saturation, the non-saturated current transformers drive most of the spill differential
current through the secondary winding of the saturated current transformer and not through the
measuring brunch of the relay. The voltage drop across the saturated current transformer
secondary winding appears also across the measuring brunch, however it will typically be relatively
small. Therefore, the pick-up value of the relay has to be set above this false operating voltage.
See the application manual for operating voltage and sensitivity calculation.
The logic diagram shows the operation principles for the 1Ph High impedance differential
protection function HZPDIF (87), see Figure 34.
The function utilizes the raw samples from the single phase current input connected to it. Thus the
twenty samples per fundamental power system cycle are available to the HZPDIF function. These
current samples are first multiplied with the set value for the used stabilizing resistor in order to
get voltage waveform across the measuring branch. The voltage waveform is then filtered in order
to get its RMS value. Note that used filtering is designed in such a way that it ensures complete
removal of the DC current component which may be present in the primary fault current. The
voltage RMS value is then compared with set Alarm and Trip thresholds. Note that the TRIP signal
is intentionally delayed on drop off for 30 ms within the function. The measured RMS voltage is
available as a service value from the function. The function has block and trip block inputs
available as well.
112
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
AlarmPickup
0-tAlarm
0
AlarmPickup
0.03s
0
en05000301_ansi.vsd
ANSI05000301 V1 EN-US
Figure 34: Logic diagram for 1Ph High impedance differential protection HZPDIF (87)
M13081-1 v12
113
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
6.2.1 Identification
M14843-1 v5
SYMBOL-AA V1 EN-US
M13047-3 v18
Restricted fault protection, low-impedance function REFPDIF (87N) can be used on all solidly or
low-impedance grounded windings. The REFPDIF (87N) function provides high sensitivity and high
speed tripping as it protects each winding separately and thus does not need inrush stabilization.
The REFPDIF function is a percentage biased function with an additional zero sequence current
directional comparison criterion. This gives excellent sensitivity and stability during through
faults.
REFPDIF can also protect autotransformers. Five currents are measured at the most complicated
configuration as shown in Figure 35.
152 252
352 452
xx05000058_ansi.vsd
ANSI05000058 V1 EN-US
114
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
REFPDIF (87N)
I3P* TRIP
I3PW1CT1* PICKUP
I3PW1CT2* DIR_INT
I3PW2CT1* BLK2H
I3PW2CT2* IRES
BLOCK IN
IBIAS
IDIFF
ANGLE
2NDHARM
ANSI14000059-1-en.vsd
ANSI06000251 V3 EN-US
PID-3772-INPUTSIGNALS v5
PID-3772-OUTPUTSIGNALS v5
115
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
PID-3772-SETTINGS v5
116
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
6.2.7.1 Fundamental principles of the restricted ground fault protection M5447-3 v13
Restricted fault protection, low impedance function (REFPDIF, 87N) detects ground faults on
grounded power transformer windings, most often an grounded wye winding. REFPDIF (87N) is a
unit protection of the differential type. Since REFPDIF (87N) is based on the zero sequence current,
which theoretically only exists in case of a ground fault, REFPDIF (87N) can be made very sensitive
regardless of normal load currents. It is the fastest protection a power transformer winding can
have. The high sensitivity and the high speed tend to make such a protection unstable. Special
measures must be taken to make it insensitive to conditions for which it should not operate, for
example, heavy through faults of phase-to-phase type or heavy external ground faults.
REFPDIF (87N) is a differential protection of the low impedance type. All three-phase currents, and
the neutral point current, must be fed separately to REFPDIF(87N). The fundamental frequency
components of all currents are extracted from all input currents, while other eventual zero
sequence components, such as the 3rd harmonic currents, are fully suppressed. Then the residual
current phasor is calculated from the three line current phasors. This zero sequence current
phasor is added to the neutral current vectorially, in order to obtain differential current.
The following facts may be observed from Figure 37 and Figure 38, where the three line CTs are
shown as connected together in order to measure the residual 3Io current, for the sake of
simplicity.
ANSI05000724 V3 EN-US
117
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
Uzs Uzs
IN
ANSI05000725 V3 EN-US
1. For an external ground fault (Figure 37), the residual current 3Io and the neutral current IN have
equal magnitude, but they are seen within the IED as 180 degrees out-of-phase if the current
transformers are connected as in Figure 37, which is the ABB recommended connection. The
differential current becomes zero as both CTs ideally measure exactly the same component of
the ground fault current.
2. For an internal fault, the total ground fault current is composed generally of two zero
sequence currents. One zero sequence current (3IZS1) flows towards the power transformer
neutral point and into the ground, while the other zero sequence current (3IZS2) flows into the
connected power system. These two primary currents can be expected to have approximately
opposite directions (about the same zero sequence impedance angle is assumed on both
sides of the ground fault). However, on the secondary CT sides of the current transformers,
they will be approximately in phase if the current transformers are oriented as in Figure 35,
which is the orientation recommended by ABB. The magnitudes of the two currents may be
different, dependent on the magnitudes of zero sequence impedances of both sides. No
current can flow towards the power system, if the only point where the system is grounded, is
at the protected power transformer. Likewise, no current can flow into the power system, if
the winding is not connected to the power system (circuit breaker open and power
transformer energized from the other side).
3. For both internal and external ground faults, the current in the neutral connection IN always
has the same direction, which is towards the ground (except in case of autotransformers
where the direction can vary).
4. The two internally processed zero sequence currents are 3Io and IN. The vectorial sum is the
REFPDIF (87N) differential current, which is equal to Idiff = IN +3Io .
The line zero sequence (residual) current is calculated from 3 line (terminal) currents. A bias
quantity must give stability against false operations due to high through fault currents. To
stabilize REFPDIF at external faults, a fixed bias characteristic is implemented.
REFPDIF (87N) should also be stable against heavy phase-to-phase internal faults, not including
ground. These faults may also give false zero sequence currents due to saturated line CTs. Such
faults, however are without neutral current, and can thus be eliminated as a source of danger.
118
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
6.2.7.2 Restricted ground fault protection, low impedance differential protection M5447-20 v12
REFPDIF (87N) has only one operate-bias characteristic, which is described in the table 56 and
shown in Figure 39.
The differential protection REFPDIF (87N) calculates a differential current and a bias current. In
case of internal ground faults, the differential current is theoretically equal to the total ground
fault current. The bias current is supposed to give stability to REFPDIF(87N). The bias current is a
measure of how high the currents are and how difficult the conditions are under which the CTs
operate. With a high bias, difficult conditions can be suspected, and it will be more likely that the
calculated differential current has a component of a false current, primarily due to CT saturation.
This “law” is formulated by the operate-bias characteristic. This characteristic divides the Idiff -
Ibias plane in two areas. The area above the operate-bias characteristic is the operate area, while
the one below is the block area, see Figure 39.
Figure 39: Operate - bias characteristic of the Restricted earth-fault protection, low
impedance REFPDIF (87N)
Idiff = IN + 3 Io
EQUATION1533 V1 EN-US (Equation 1)
where:
119
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
If there are two three-phase CT inputs, as in breaker-and-a-half configurations, see figure 10, then
their respective residual currents are added within the REFPDIF (87N) function so that:
where the signals are defined in the input and output signal tables for REFPDIF (87N).
The bias current is a measure (expressed internally as a true fundamental frequency current in
Amperes) of how difficult the conditions are under which the instrument current transformers
operate. Dependent on the magnitude of the bias current, the corresponding zone (section) of the
operate-bias characteristic is applied, when deciding whether to trip, or not to trip. In general, the
higher the bias current, the higher the differential current required to produce a trip.
The bias current is the highest current of all separate input currents to REFPDIF (87N), that is, of
current in phase A, phase B, phase C, and the current in the neutral point (designated as IN in
Figure 37 and in Figure 38).
If there are two feeders included in the zone of protection of REFPDIF (87N), as in case of an auto-
transformer with two feeders included on both sides, then the respective bias current is found as
the relatively highest of the following currents:
1
current[1] = max (I3PW1CT1) ×
CTFactorPri1
EQUATION1526 V1 EN-US (Equation 2)
1
current[2] = max (I3PW1CT2) ×
CTFactorPri2
EQUATION1527 V1 EN-US (Equation 3)
1
current[3] = max (I3PW2CT1) ×
CTFactorSec1
EQUATION1528 V1 EN-US (Equation 4)
1
current[4] = max (I3PW2CT2) ×
CTFactorSec2
EQUATION1529 V1 EN-US (Equation 5)
current[5] = IN
EQUATION1530 V1 EN-US (Equation 6)
The bias current is thus generally equal to none of the input currents. If all primary ratings of the
CTs were equal to IBase, then the bias current would be equal to the highest current in Amperes.
IBase shall be set equal to the rated current of the protected winding where REFPDIF (87N)
function is applied.
External faults are more common than internal ground faults for which the restricted ground fault
protection should operate. It is important that the restrictedground fault protection remains
stable during heavy external ground and phase-to-phase faults, and also when such a heavy
120
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
external fault is cleared by some other protection such as overcurrent, or ground fault protection.
The conditions during a heavy external fault, and particularly immediately after the clearing of
such a fault may be complex. The circuit breaker’s poles may not open exactly at the same
moment, some of the CTs may still be highly saturated, and so on.
The detection of external ground faults is based on the fact that for such a fault a high neutral
current appears first, while a false differential current only appears if one or more current
transformers saturate.
An external fault is thus assumed to have occurred when a high neutral current suddenly appears,
while at the same time the differential current Idiff remains low, at least for a while. This condition
must be detected before a trip request is placed within REFPDIF. Any search for external fault is
aborted if a trip request has been placed. A condition for a successful detection is that it takes not
less than 4ms for the first CT to saturate.
For an internal fault, a true differential current develops immediately, while for an external fault it
only develops if a CT saturates. If a trip request comes first, before an external fault could be
positively detected, then it must be an internal fault.
If an external fault has been detected, then the REFPDIF is temporarily desensitized.
For an external ground faults with no CT saturation, the residual current in the lines (3Io) and the
neutral current (IN in Figure 37) are theoretically equal in magnitude and are 180 degrees out-of-
phase. The current in the neutral (IN) serves as a directional reference because it has the same
direction for both internal and external ground faults. The directional criterion in REFPDIF (87N)
protection makes it a current-polarized protection.
However, if one or more CTs saturate under external fault conditions, then the measured currents
3Io and IN may no longer be equal, nor will their positions in the complex plane be exactly 180
degrees apart. There is a risk that the resulting false differential current Idiff enters the operate
area of the operate-restrain characteristic under external fault conditions. If this happens, a
directional test may prevent a malfunction.
1. a trip request signal has been issued (REFPDIF (87N) function PICKUP signal set to 1)
2. the residual current in lines (3Io) is at least 3% of the IBase current.
If a directional check is either unreliable or not possible to do, due to too small currents, then the
direction is cancelled as a condition for an eventual trip.
If a directional check is executed, the REFPDIF (87N) protection operation is only allowed if
currents 3Io and IN (as seen in Figure 37 and Figure 38) are both within the operating region
determined by the set value of ROA, in degrees.
121
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
1. Check if current in the neutral Ineutral (IN) is less than 50% of the base sensitivity Idmin. If
yes, only service values are calculated, and rest of the REFPDIF (87N) algorithm is not
executed.
2. If current in the Ineutral (IN) is more than 50% of Idmin, then determine the bias current Ibias.
3. Determine the differential (operate) current Idiff as a phasor, and calculate its magnitude.
4. Check if the point P(Ibias, Idiff) is above the operate-bias characteristic. If yes, increment the
trip request counter by 1. If the point P(Ibias, Idiff) is found to be below the operate-bias
characteristic, then the trip request counter is reset to zero.
5. If the trip request counter is still zero, search for an eventual heavy external ground fault. The
search is only made if the neutral current is at least 50% of the Idmin current. If an external
ground fault has been detected, a flag is set which remains set until the external fault has
been cleared. The external fault flag is reset to zero when Ineutral falls below 50% of the base
sensitivity Idmin. Any search for an external fault is aborted if trip request counter is greater
than zero.
6. As long as the external fault persists, an additional temporary trip condition is introduced.
This means that REFPDIF (87N) is temporarily desensitized.
7. If point P(Ibias, Idiff) is found to be above the operate-bias characteristic), so that trip
request counter is greater than zero, a directional check can be made. The directional check is
made only if Iresidual (3Io) is more than 3% of the IBase current. If the result of the check
means “external fault”, then the internal trip request is reset. If the directional check cannot
be executed, then direction is no longer a condition for a trip.
8. When neutral current, residual current and bias current are within some windows and some
timing criteria are fulfilled, the ratio of 2nd to fundamental harmonic is calculated. If it is found
to be above 40%, the trip request counter is reset and TRIP remains zero.
9. Finally, a check is made if the trip request counter is equal to, or higher than 2. If yes, and at
the same instance of time tREFtrip, the actual bias current at this instance of time tREFtrip is at
least 50% of the highest bias current Ibiasmax (Ibiasmax is the highest recording of any of the
three phase currents measured during the disturbance), then REFPDIF (87N) sets output TRIP
to 1. If the counter is less than 2, the TRIP signal remains zero.
122
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
M13062-1 v16.1.1
6.3.1 Identification
M14844-1 v4
SYMBOL-HH V1 EN-US
SYMBOL-HH V1 EN-US
SYMBOL-HH V1 EN-US
SYMBOL-HH V1 EN-US
123
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
6.3.2 Functionality
Line differential protection applies the Kirchhoff's law and compares the currents entering and
leaving the protected multi-terminal circuit, consisting of overhead power lines and cables. Under
the condition that there are no in-line or tap (shunt) power transformers within the zone of
protection, it offers a phase segregated fundamental frequency current based differential
protection with high sensitivity and provides phase selection information for single-pole tripping
The three-terminal version is used for conventional two-terminal lines with or without a breaker-
and-a-half circuit breaker arrangement in one end, as well as three-terminal lines with single
breaker arrangements at all terminals.
Protected zone
Communication Channel
IED IED
ANSI05000039_2_en.vsd
ANSI05000039 V2 EN-US
124
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
Protected zone
Communication Channel
IED IED
Communication Channel
Communication Channel
IED
ANSI05000040_2_en.vsd
ANSI05000040 V2 EN-US
A restrained dual biased slope evaluation is made where the bias current is the highest phase
current in any line end, giving a secure through-fault stability even with heavily saturated CTs. In
addition to the restrained evaluation, an unrestrained (instantaneous) high differential current
setting can be used for fast tripping of internal faults with very high currents.
A special feature with this function is that applications with small power transformers (rated
current less than 50% of the differential current setting IdMin) connected as line taps (that is, as
shunt power transformers), without measurements of currents in the tap, can be handled. The
normal load current is considered to be negligible, and special measures must be taken in the
event of a short circuit on the LV side of the transformer. In this application, the tripping of the
differential protection can be time-delayed for low differential currents to achieve coordination
with downstream overcurrent IEDs. The local protection of the small tap power transformer is
given the time needed to disconnect the faulty transformer.
A line charging current compensation provides increased sensitivity of line differential protection.
Two two-winding power transformers or one three-winding power transformer can be included in
the line differential protection zone. In such application, the differential protection is based on the
ampere turns balance between the transformer windings. Both two- and three-winding
125
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
transformers are correctly represented with phase shift compensations made in the algorithm.
The function includes 2nd and 5th harmonic restraint and zero-sequence current elimination. The
phase-segregated differential protection with single-pole tripping is usually not possible in such
applications.
Protected zone
Communication Channel
IED IED
IED
ANSI0500042_2_en.vsd
ANSI05000042 V2 EN-US
Figure 42: Example of application on a three-terminal line with a power transformer in the
protection zone
The line differential protection function can be arranged as a master-master system or a master-
slave system alternatively. In the former, current samples are exchanged between all IEDs, and an
evaluation is made in each IED. This means that a 64 kbit/s communication channel is needed
between every IED included in the same line differential protection zone. In the latter, current
samples are sent from all slave IEDs to one master IED where the evaluation is made, and trip
signals are sent to the remote ends when needed. In this system, a 64 kbit/s communication
channel is only needed between the master, and each one of the slave IEDs. The Master-Slave
condition for the differential function appears automatically when the setting Operation for the
differential function is set to Off.
126
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
Protected zone
IED IED
Communication Channel
ANSI05000043_2_en.vsd
ANSI05000043 V2 EN-US
Protected zone
RED RED
670 670
Communication Channels
en05000044_ansi.vsd
ANSI05000044 V1 EN-US
The communication link is continuously monitored, and an automatic switchover to a standby link
is possible after a preset time.
127
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
M14921-3 v3
L3CPDIF (87L)
I3P1* TRIP
I3P2* TR_A
I3P3* TR_B
TR_C
TRIPRES
TRIPUNRE
TRIPENHA
PICKUP
PU_A
PU_B
PU_C
BLK2H
BLK2H_A
BLK2H_B
BLK2H_C
BLK5H
BLK5H_A
BLK5H_B
BLK5H_C
ALARM
OPENCT
OPENCTAL
ID_A
ID_B
ID_C
IDMAG_A
IDMAG_B
IDMAG_C
IBIAS
IDMAG_NS
ANSI05000667-1-en.vsd
ANSI05000667 V1 EN-US
L6CPDIF (87L)
I3P1* TRIP
I3P2* TR_A
I3P3* TR_B
I3P4* TR_C
I3P5* TRIPRES
I3P6* TRIPUNRE
TRIPENHA
PICKUP
PU_A
PU_B
PU_C
BLK2H
BLK2H_A
BLK2H_B
BLK2H_C
BLK5H
BLK5H_A
BLK5H_B
BLK5H_C
ALARM
OPENCT
OPENCTAL
ID_A
ID_B
ID_C
IDMAG_A
IDMAG_B
IDMAG_C
IBIAS
IDMAG_NS
ANSI05000666-1-en.vsd
ANSI05000666 V1 EN-US
128
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
M14937-3 v3
LT3CPDIF (87LT)
I3P1* TRIP
I3P2* TR_A
I3P3* TR_B
TR_C
TRIPRES
TRIPUNRE
TRIPENHA
PICKUP
PU_A
PU_B
PU_C
BLK2H
BLK2H_A
BLK2H_B
BLK2H_C
BLK5H
BLK5H_A
BLK5H_B
BLK5H_C
ALARM
OPENCT
OPENCTAL
ID_A
ID_B
ID_C
IDMAG_A
IDMAG_B
IDMAG_C
IBIAS
IDMAG_NS
ANSI06000254-2-en.vsd
ANSI06000254 V2 EN-US
LT6CPDIF (87LT)
I3P1* TRIP
I3P2* TR_A
I3P3* TR_B
I3P4* TR_C
I3P5* TRIPRES
I3P6* TRIPUNRE
TRIPENHA
PICKUP
PU_A
PU_B
PU_C
BLK2H
BLK2H_A
BLK2H_B
BLK2H_C
BLK5H
BLK5H_A
BLK5H_B
BLK5H_C
ALARM
OPENCT
OPENCTAL
ID_A
ID_B
ID_C
IDMAG_A
IDMAG_B
IDMAG_C
IBIAS
IDMAG_NS
ANSI06000255-2-en.vsd
ANSI06000255 V2 EN-US
129
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
M12591-3 v4
LDLPSCH (87L)
CTFAIL TRIP
OUTSERV TR_A
BLOCK TR_B
TR_C
TRLOCAL
TRLOC_A
TRLOC_B
TRLOC_C
TRREMOTE
DIFLBLKD
ANSI14000053-1-en.vsd
ANSI13000303 V2 EN-US
6.3.4 Signals
PID-6750-INPUTSIGNALS v1
PID-6750-OUTPUTSIGNALS v1
130
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
PID-6748-INPUTSIGNALS v1
PID-6748-OUTPUTSIGNALS v1
131
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
PID-3701-INPUTSIGNALS v4
132
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
PID-3701-OUTPUTSIGNALS v4
133
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
PID-3699-INPUTSIGNALS v4
PID-3699-OUTPUTSIGNALS v4
134
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
PID-3560-INPUTSIGNALS v5
PID-3560-OUTPUTSIGNALS v6
135
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
6.3.5 Settings
PID-6750-SETTINGS v1
136
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
137
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
PID-6748-SETTINGS v1
138
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
139
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
PID-6605-SETTINGS v3
140
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
141
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
PID-6606-SETTINGS v3
142
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
143
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
144
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
PID-3560-SETTINGS v5
145
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
PID-6748-MONITOREDDATA v1
PID-3701-MONITOREDDATA v3
146
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
PID-3699-MONITOREDDATA v3
The Line differential protection function evaluates measured current values from local and remote
line ends in order to distinguish between internal or external faults or undisturbed conditions.
The local currents are fed to the IED via the analog input modules and then they pass the analog-
to-digital converter, as shown in Figure 50.
147
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
LDCM
Current
samples from
local end
Analog Input A/D
Module Converter Current
Pre-processing
samples from
Block
remote end
LDCM
Trip commands
CH1IAIM Calculation of Differential OR TRIP
CH1IBRE fundamental and bias currents
Pickup A
CH1IBIM frequency Magnitudes of applied to
differential differential operate / bias -, Pickup B
currents Output logic: TR_A
currents (3x) and unrestrained Pickup C TR_B
Currents from
all ends as & bias current characteristics TR_C
Bias current Pu A low sens - 2nd harmonic block
phasors PickupRES
- 5th harmonic block
Pu B low sens PickupUNR
CH1IASM Pu C low sens PickupENH
- Cross block logic
CH1IBSM Calculation
CH1ICSM of [samples] 2nd h. block
- Enhanced trip for BFI
CH2IASM instantaneous internal faults BFI_A
differential Harmonic BFI_B
Instantaneous analysis - Decreased BFI_C
currents
Curr. samples differential 5th h. block sensitivity for
Information
from all ends (3x) ( 2nd and 5th)
currents external faults BLK2H
(samples) BLK2H_A
- BLK2H_B
CH1INSRE Conditional trip for BLK2H_C
CH1INSIM Calculation simultaneous external
of and internal faults BLK5H
CH1INSRE High sensitive Internal fault
negative-- BLK5H_A
CH1INSIM Two to six internal/external fault BLK5H_B
sequence contributions discriminator BLK5H_C
External fault -
differential to neg. seq. Conditional extra time
Neg. seq. current differential delay for trip signals
currents from current as INTFAULT
(1x)
all ends phasors EXTFAULT
as phasors
ANSI05000294-2-en.vsd
ANSI05000294 V2 EN-US
Figure 50: A simplified block diagram of the power line differential protection
The IED receives the remote currents as samples via a communication link. When entering the IED,
they are processed in the Line Differential Communication Module (LDCM) where they are time-
coordinated with the local current samples, and interpolated in order to be comparable with the
local samples.
148
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
In the preprocessing block, the real and imaginary parts of the fundamental frequency phase
currents and negative sequence currents are derived by means of fundamental frequency
numerical Fourier filters. Together with the current samples, which are required to internally
estimate the 2nd and the 5th harmonic contents in the instantaneous differential currents, they are
then forwarded to the differential function block where three kinds of analyses are carried out.
The first analysis is the classical differential and bias current evaluation with the characteristic as
seen in Figure 51. Line differential protection is phase-segregated where the differential current is
the vectorial sum of all measured currents taken separately for each phase. The bias current, on
the other hand, is considered the greatest phase current in any line end and it is common for all
the tree phases. The two slopes (SlopeSection1, SlopeSection2) and breakpoints (EndSection1,
EndSection2) can be set in PCM600 or via the local human-machine interface (LHMI).
Current values found to be above the characteristic formed by IdMin and the dual slope will give a
pickup in that phase. The level IdMinHigh is a setting value that is used to temporarily decrease
the sensitivity in situations when the protected line circuit is just energized, that is, connected to
the power system at one end.
There is also an unrestrained high differential current setting that can be used for fast tripping of
internal faults with very high currents. This unrestrained protection is phase-segregated, that is, it
is known which phase(s) require a trip command.
149
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
Operate current
[ in pu of IBase]
Operate
5
unconditionally
UnrestrainedLimit
4
Operate IdMinHigh
3 C
conditionally
A B
2
Section 1 Section 2 Section 3
SlopeSection3
1
IdMin
SlopeSection2 Restrain
0
0 1 2 3 4 5
en05000300.vsd
IEC05000300 V1 EN-US
Figure 51: Description of the restrained and the unrestrained operate characteristics
where:
1. IdMin
2. EndSection1
3. EndSection2
4. SlopeSection2
5. SlopeSection3
The second analysis is the 2nd and 5th harmonic analysis of the three instantaneous differential
currents. Occurrence of these harmonics over a level that is set separately for each one blocks
tripping action from the biased slope evaluation. Harmonics blocking based on 2nd and 5th
harmonics is used only used if one of the following conditions are fulfilled:
150
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
The third analysis is the negative sequence current analysis. Effectively this is a fault discriminator
that distinguishes between internal and external faults. The directional test is made so that the
end with the highest negative sequence current is found. Then, the sum of the negative sequence
currents at all other circuit ends is calculated. Finally, the relative phase angle between these two
negative sequence currents is determined. The characteristic for this fault discriminator is shown
in Figure 52, where the directional characteristic is defined by the two setting parameters
IminNegSeq and NegSeqRoa.
90 deg
120 deg
If one or the Internal/external
other of fault boundary
currents is too
low, then no
measurement
NegSeqROA
is done, and
(Relay
120 degrees
Operate
is mapped
Angle)
IMinNegSeq
External Internal
fault fault
region region
An internal fault can be suspected. In the opposite case, when one negative sequence current is
entering and the other is leaving the protected object, the phase difference will ideally be 180
degrees. An external fault can be suspected. If either the local or the sum of the remote negative
sequence currents or both is below the set level, the fault discriminator does not make any fault
classification and the value 120 degrees is set. This value is an indication that negative sequence
directional comparison has not been possible. In this case, neither internal nor external fault is
signalized. When an external fault is detected, the 2nd and 5th harmonic analysis is activated for
200 ms. This gives better stability against unwanted trips. Under an external fault condition, the
cross block logic algorithm is active as well.
151
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
When a fault is classified as internal by the negative sequence fault discriminator, a trip command
is issued under the condition that at least one pickup signal has been issued, while all eventual
block signals (issued by the harmonic analysis of the instantaneous differential currents) are
ignored.
For all differential functions it is the common trip that shall be used to initiate a
trip of a breaker. The separate trip signals from the different parts lacks the safety
against maloperation. This does in some cases result in a 6 ms time difference
between, for example restrained trip is issued and common trip is issued. The
separate trip signals shall only be used for information purpose of which part that
has caused the trip.
With reference to Figure 50, the outputs from the three analysis blocks are fed to the output logic.
Figure 53 shows a simplified block diagram of this output logic where only trip commands and no
alarm signals are shown for simplicity.
152
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
Trip unrestrained A
TRIP
Trip unrestrained B OR
Trip unrestrained C
Pickup A TR_A
AND OR
Pickup B OR AND
OR
Pickup C TR_B
AND OR
OR AND
OR
OR TR_C
AND
PU_A IdMinHigh OR AND
OR
PU_B IdMinHigh
PU_C IdMinHigh
Internal fault
AND
NegSeqDiffEn
tIdMinHigh
AND t
External fault
tIdMinHigh OR
Line energizing t
Diff curr C 2 nd
harm AND
OR OR
Diff curr C 5th harm
OR
AND
CrossBlockEn
ANSI05000295-4-en.vsd
ANSI05000295 V4 EN-US
• A pickup in one phase, gives a trip under the condition that the content of the 2nd and the 5th
harmonic is below the set level for these harmonics in the phase with start, if CrossBlockEn =
OFF. If CrossBlockEn = ON, then all phases with their start signals set, must be free of their
respective harmonic block signals; otherwise no trip command is issued. Otherwise it is
blocked as long as the harmonic is above the set level. However, when a line is energized the
current setting value IdMinHigh is used. Effectively this means that the line A-B-C in Figure 51
forms the characteristic. The harmonic block scheme is generally not applied if there are no in-
line or shunt power transformers within the protection zone. In other words, if there are no in-
153
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
line or tap (shunt) power transformers within the protection zone, then no harmonics can
prevent a trip command. This makes the response of the differential protection faster in
approximately 90% of all cases.
• Current values above the unrestrained limit, gives a trip irrespective of any presence of
harmonics.
• Classification of a fault as internal by the negative sequence currents based fault
discriminator, gives a trip under the condition that at least one pickup signal has been issued,
that is, set to 1 (TRUE). The negative sequence current based fault discriminator itself is not
phase-sensitive, and the pickup signals are required to determine which phases were affected
by the fault. Any harmonic blocking is then ignored. The harmonic block scheme is not applied
if there are no in-line or tap (shunt) power transformers within the protection zone. In other
words, if there are no in-line or tap power transformers within the protection zone, then
harmonics cannot prevent a trip command. This makes the response of the protection faster
in the majority of cases. If there is no power transformer within the protected circuit, then the
2nd and 5th harmonic analysis is only activated temporarily under external fault conditions, or
when the bias current is lower than 1. 25 ⅹ IBase.
• Classification of a fault as external by the negative sequence fault discriminator will cause the
harmonic logic scheme to be applied under the duration of the external fault signal, at least
for 200 ms. Even the cross block logic scheme is then active.
Values of the pre-fault differential currents are not updated under disturbance conditions. The
updating process is resumed 50 ms after normal conditions have been restored. Normal
conditions are only assumed if there are no pickup signals, neither internal nor external fault is
declared, the power system is symmetrical.
The change in the charging current that the fault causes by decreasing the system voltage is not
considered in the algorithm. For more information, see the application manual.
Note that the subtraction of the charging current is limited to a value specified by IdMin. Observe
as well that IdMin must always be set at least 25 % - 50 % above the value of charging currents.
Note that all small pre-fault differential currents are subtracted, regardless of their origin. Besides
the true charging currents, the following currents are eliminated:
• Small false differential currents due to small errors (inequalities) of current transformers.
• Small false differential currents because of off-nominal load tap changer positions when a
power transformer is included in the protected zone.
• Load currents of tap power transformers included in the protected zone.
154
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
In Line differential protection, the time coordination is made with the so-called echo method. The
echo method can be complemented with GPS synchronization as an option.
Each IED has an accurate local clock with a very small time drift. This clock makes time tagging of
telegrams, and the echo method is then used to find out the time difference between the clocks in
two ends of a power line.
Referring to Figure 54, it works such that the transmission time to send a message from station B
to station A (T1 → T2) and receive a message from A to B (T3 → T4) is measured. The time instances
T2 and T3 are taken with the local clock reference of station A, and the time instances T1 and T4 are
taken with the local clock reference of station B.
T2 T3
A
B
T1 T4
en05000293.vsd
IEC05000293 V1 EN-US
(T2 - T1 ) + (T4 - T3 )
Td =
2
EQUATION1358 V1 EN-US (Equation 8)
(T1 + T4 ) - (T2 + T3 )
Dt =
2
EQUATION1359 V1 EN-US (Equation 9)
Δt is calculated every time a telegram is received, and the time difference is then used to adjust
and interpolate the current measurements from the remote end before the current differential
algorithm is executed.
The echo method can be used in telecommunications transmission networks with varying signal
propagation delay as long as there is delay symmetry, that is, the send and receive delays are
equal. The delay variation can depend on the signal going different routes in the network from
time to other.
When the delay symmetry is lost, the expression for Δt given above is no longer valid. Under these
conditions GPS synchronization of the local IED clocks must be used.
155
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
Including the optional GPS, means that there will be one GPS receiver module in each IED,
synchronizing its local IED clock. As GPS synchronization is very accurate, in the order of 1 μs, all
IEDs in the same line differential scheme will have the same clock reference. It is then possible to
detect asymmetric transmission time delay and compensate for it.
When the IED is equipped with GPS, this hardware is integrated in the IED. Besides the GPS
receiver itself, it also consists of filters and regulators for post processing of the GPS time synch
pulse, which is necessary to achieve a reliable GPS synchronization. Especially short interruptions
and spurious out of synch GPS signals are handled securely in this way.
When GPS synchronization is used, an interruption in the GPS signal leads to freewheeling during 8
seconds that is, during this time the synchronization benefits from the stability in the local clocks.
If the interruption persists more than 8 seconds, either fall back to the echo synchronization
method or blocking of Line differential protection function is made, as selected through setting
parameter GPSSyncErr.
In breaker-and-a-half arrangements, there are two local currents meaning two 64 kbit/s channels
to each remote substation. Alternatively, it is possible to add together the two local currents
before sending them and in that way reduce the number of communication channels needed. This
is achieved by selecting proper setting for parameter TransmCurr (CT-SUM, CT-DIFF1 or CT-
DIFF2). However, information about bias currents is reduced if the alternative option is followed.
For further information and discussions on this matter, refer to the Application manual.
Protected zone
IED IED
Comm. Channels
ANSI05000292_2_en.vsd
ANSI05000292 V2 EN-US
156
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
64 kbit/s communication channel is only needed between the master, and each one of the slave
IEDs, as shown in figure 56.
Protected zone
IED IED
Comm. Channels
ANSI05000291_2_en.vsd
ANSI05000291 V2 EN-US
Time
0 5 10 15 20 25 30 35 (ms)
en05000290.vsd
IEC05000290 V1 EN-US
where:
x is the current sampling moment
157
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
52 152
Telecom. Network
L L
C C
D
D
L L
M
C M
C
D D
M Telecom. Network M
Primary Channel
Hot Standby Channel
en05000289_ansi.vsd
ANSI05000289 V1 EN-US
Figure 58: Direct fiber optical connection between two IEDs with LDOM over longer
distances.
If communication is lost on the primary channel, switchover to the secondary channel is made
after a settable time delay RedChSwTime. Return of the primary channel will cause a switchback
after another settable time delay RedChRturnTime.
For more details about the remote communication see section remote communication and the
application manual.
A sudden inadvertently opened CT circuit may cause an unexpected and unwanted operation of
the Line differential protection under normal load conditions. Damage of secondary equipment
may occur due to high voltage from open CT circuit outputs. It is always an advantage, from the
point of view of security and reliability, to have the open CT detection function to block the line
differential protection function in case of an open CT condition, and produce an alarm signal to
the operational personnel to quickly correct the open CT condition.
The built-in open CT feature can be enabled or disabled by the setting parameter OpenCTEnable
(Disabled/Enabled). When enabled, this feature tries to prevent mal-operation when a loaded main
CT connected to line differential protection is by mistake open circuited on the secondary side.
Note that this feature can only detect interruption of one CT phase current at a time. If two or
even all three-phase currents of one set of CTs are accidentally interrupted at precisely the same
time, this feature cannot operate. Line differential protection generates a trip signal if the false
differential current is sufficiently high. An open CT circuit is typically detected in 12–14 ms, and if
the load in the protected circuit is relatively high, about the nominal load, the unwanted trip
158
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
cannot always be prevented. Still, the information about what was the cause of the open CT
secondary circuit, is vital.
The principle applied to detect an open CT is a simple pattern recognition method, similar to the
waveform check used by the Power transformer differential protection in order to detect the
magnetizing inrush condition. The open CT detection principle is based on the fact that for an
open CT, the current in the phase with the open CT suddenly drops to zero (that is, as seen by the
protection), while the currents of the other two phases continue as before.
The open CT function is supposed to detect an open CT under normal conditions, that is, with the
protected multi-terminal circuit under normal load (10...120% of the rated load). If the load
currents are very low or zero, the open CT condition cannot be detected. In addition to load
condition requirement, Open CT function also checks the differential current on faulty phase. If the
differential current is lower than 10% of IBase, the open CT condition cannot be detected.
Therefore, the Open CT algorithm only detects an open CT if the load on the power transformer
protected object is 10...120% of rated load and the differential current is higher than 10% of IBase
on that phase. The search for an open CT starts 60 seconds (50 seconds in 60 Hz systems) after
the bias current has entered the 10...120% range. The Open CT detection feature can also be
explicitly deactivated by setting: OpenCTEnable = 0 (Disabled ).
The open CT function can be selected to either block the differential function or issue the alarm
signal via the setting OCTBlockEn.
When the setting OCTBlockEn is set to ON and an open CT is detected, the output OPENCT is set
to 1 and all the differential functions are blocked, except the unrestrained (instantaneous)
differential. An alarm signal is also produced after a settable delay (tOCTAlarmDelay) to report to
operational personnel for quick remedy actions once the open CT is detected. When the open CT
condition is removed (that is, the previously open CT is reconnected), the functions remain
blocked for a specified interval of time, which is also defined by a setting (tOCTResetDelay). This is
to prevent an eventual mal-operation after the reconnection of the previously open CT secondary
circuit.
Otherwise when the setting OCTBlockEn is set to OFF, only an alarm signal is issued once an open
CT is detected.
The open CT algorithm provides detailed information about the location of the defective CT
secondary circuit. The algorithm clearly indicates the IED side, CT input and phase in which an
open CT condition has been detected. These indications are provided via the following outputs
from the Line differential protection function:
1. Output OPENCT provides instant information to indicate that an open CT circuit has been
detected.
2. Output OPENCTAL provides a time-delayed alarm that the open CT circuit has been detected.
Time delay is defined by the parameter tOCTAlarmDelay.
3. Integer output OPENCTIN provides information on the local HMI regarding which open CT
circuit has been detected (1=CT input No 1; 2=CT input No 2).
4. Integer output OPENCTPH provides information on the local HMI regarding in which phase an
open CT circuit has been detected (1=Phase A; 2= Phase B; 3= Phase C).
Once the open CT condition is declared, the algorithm stops to search for further open CT circuits.
It waits until the first open CT circuit has been corrected. Note that once the open CT condition
has been detected, it can be reset automatically within the differential function. It is not possible
to externally reset an open CT condition. To reset the open CT circuit alarm automatically, the
following conditions must be fulfilled:
159
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
If an open CT has been detected in a separate group of three CTs, the algorithm is reset either
when the missing current returns to the normal value, or when all three currents become zero.
After the reset, the open CT detection algorithm starts again to search for open CT circuits within
the protected zone.
There is space for eight binary signals integrated in the telegram of the line differential analog
communication.
Line differential coordination function (LDLPSCH, 87L) is a support function to the Line differential
protection functions. The function gathers and coordinates local IED signals and the signals from
remote IEDs between the Line differential protection functions and the LDCM communication
module.
The function acts as the interface to and from Line differential protection.
The task of LDLPSCH (87L) is to transfer the signals via LDCM between IEDs in the protection
zone. Once LDLPSCH (87L) receives a block or trip signal from one IED, this block or trip signal is
transferred to other IEDs by LDLPSCH (87L) function.
When the line differential protection function in local IED is set to test mode, LDLPSCH (87L) sets
the remote IEDs in a remote test mode and block the trip outputs in the remote IEDs. Figure 59
shows a simplified block diagram which illustrates block signal handling by LDLPSCH (87L).
160
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
TestModeRemoteTerm1
TestModeRemoteTerm2
TestModeRemoteTerm3 OR
50 ms
TestModeRemoteTerm4
t
OR
BlockRemote Ter m1
BlockRemote Ter m2
BlockRemote Ter m3 OR
BlockRemote Ter m4 LocalDiffB lock
OR
50 ms
LOCAL DIFFB LOCKED
OPE N CT BLK t
TestModeInpu t CTFailOCTToRemote
(signal to L DCM)
AND
50 ms TestModeToRemote
t
AND
TestModeS et
AND
Block Remote Tri p
OR
ReleaseLo cal
TERMINALOUTOFSERVICE
100 ms BlockToRe mo te
OR OR
BLO CK t
IEC13000259-4-en.vsd
IEC13000259 V4 EN-US
161
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
DiffTripA
TRL OCAL
DiffTripB
AND
DiffTripC TR_A
OR
TripAToRemote
AND
OR
TRIP
TripARemote Te rm1
TripARemote Te rm2
TripARemote Te rm3 OR
TripARemote Te rm4 AND
TRL OC_B
AND
TR_B
OR
AND
TripBToRemote
AND
TRL OCAL
TripBRemote Te rm1 OR
TripBRemote Te rm2
TripBRemote Te rm3 OR
TripBRemote Te rm4
TRL OC_C
AND
BlockLocalTrip TR_C
OR
TripCToRemote
BlockTripToRemo te AND
TripCRemote Te rm1 OR
TRREMOTE
TripCRemote Te rm2
TripCRemote Te rm3 OR
TripCRemote Te rm4 AND
BlockRemote Trip
ANSI130 00260-2-en.vsd
ANSI13000260 V2 EN-US
162
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
163
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
M16023-1 v11
Table 86: L3CPDIF, L6CPDIF, LT3CPDIF, LT6CPDIF(87L, 87LT) single IED without communication technical data
Function Range or value Accuracy
Minimum trip current (20-200)% of IBase ±1.0% of In at I ≤ In
±1.0% of I at I > In
SlopeSection2 (10.0-50.0)% -
SlopeSection3 (30.0-100.0)% -
EndSection 1 (20–150)% of IBase -
EndSection 2 (100–1000)% of IBase -
Unrestrained limit function (100–5000)% of IBase ±1.0% of In at I ≤ In
±1.0% of I at I > In
*Inverse characteristics, see table 16 curve types See table 1136,1138 and table 1140
1136,1138 and table 1140
Critical impulse time 2ms typically at 0 to 10 x IdMin -
164
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
Table 87: L3CPDIF, L6CPDIF, LT3CPDIF, LT6CPDIF(87L, 87LT) with 64 Kbit/s communication technical data
Function Range or value Accuracy
Minimum trip current (20-200)% of IBase ±4.0% of In at I ≤ In
±4.0% of I at I > In
SlopeSection2 (10.0-50.0)% -
SlopeSection3 (30.0-100.0)% -
EndSection 1 (20–150)% of IBase -
EndSection 2 (100–1000)% of IBase -
Unrestrained limit function (100–5000)% of IBase ±4.0% of In at I ≤ In
±4.0% of I at I > In
*Inverse characteristics, see table 16 curve types See table 1136,1138 and table 1140
1136,1138 and table 1140
Critical impulse time 2 ms typically at 0 to 10 x IdMin -
165
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
Table 88: L3CPDIF, L6CPDIF, LT3CPDIF, LT6CPDIF(87L, 87LT) with 2 Mbits/s communication technical data
Function Range or value Accuracy
Minimum trip current (20-200)% of IBase ±1.0% of In at I ≤ In
±1.0% of I at I > In
SlopeSection2 (10.0-50.0)% -
SlopeSection3 (30.0-100.0)% -
EndSection 1 (20–150)% of IBase -
EndSection 2 (100–1000)% of IBase -
Unrestrained limit function (100–5000)% of IBase ±1.0% of In at I ≤ In
±1.0% of I at I > In
*Inverse characteristics, see table 16 curve types See table 1136,1138 and table 1140
1136,1138 and table 1140
Critical impulse time 2 ms typically at 0 to 10 x IdMin -
166
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
6.4.1 Identification
GUID-3081E62B-3E96-4615-97B8-2CCA92752658 v2
Additional security logic for differential protection (LDRGFC, 11) can help the security of the
protection especially when the communication system is in abnormal status or for example when
there is unspecified asymmetry in the communication link. It helps to reduce the probability for
mal-operation of the protection. LDRGFC (11) is more sensitive than the main protection logic to
always release operation for all faults detected by the differential function. LDRGFC (11) consists
of four sub functions:
167
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
Phase-to-phase current variation takes the current samples as input and it calculates the variation
using the sampling value based algorithm. Phase-to-phase current variation function is major one
to fulfill the objectives of the startup element.
Zero sequence criterion takes the zero sequence current as input. It increases the security of
protection during the high impedance fault conditions.
Low voltage criterion takes the phase voltages and phase-to-phase voltages as inputs. It increases
the security of protection when the three-phase fault occurred on the weak end side.
Low current criterion takes the phase currents as inputs and it increases the dependability during
the switch onto fault case of unloaded line.
The differential function can be allowed to trip as no load is fed through the line and protection is
not working correctly.
Features:
• Startup element is sensitive enough to detect the abnormal status of the protected system
• Startup element does not influence the operation speed of main protection
• Startup element would detect the evolving faults, high impedance faults and three phase fault
on weak side
• It is possible to block the each sub function of startup element
• Startup signal has a settable pulse time
LDRGFC (11REL)
I3P* BFI_3P
V3P* Pick Up VAB
BLOCK Pick Up VBC
BLKCV Pick Up VCA
BLUC PU_UC
BLK3I0 Pick Up 3I0
BLKUV 27 PU
REMSTEP
ANSI14000015-1-en.vsd
ANSI14000015 V2 EN-US
168
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
6.4.4 Signals
PID-3558-INPUTSIGNALS v8
PID-3558-OUTPUTSIGNALS v8
6.4.5 Settings
PID-3558-SETTINGS v8
169
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
170
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
Additional security logic for differential protection (LDRGFC, 11) takes the current samples, current
RMS values, phase voltage values, phase-to-phase voltage values, zero sequence current and
remote side startup signals as inputs.
Startup signal becomes activated when any one of the current variation startup signal, zero
sequence current startup signal, voltage startup signal, and current startup signal is activated.
Phase-to-phase current variation takes current samples and generates the startup signal by
comparing with the pickup value.
If the zero sequence current value is greater than the pickup value of zero sequence current then
the zero sequence current startup signal will be activated.
Voltage startup signal becomes activated when the any of phase voltage and line voltage is less
than the voltage pickup value and the remote startup signal has to be activated.
Current startup signal becomes activated when the current value in all phases is less than current
pickup value.
Phase-to-phase current variation one is main startup element. It covers most of the abnormal
status of the system. The phase-to-phase current variation fails in high impedance faults, three-
phase fault on weak side and switch onto fault on unloaded line because of low sensitivity in these
cases.
Phase-to-phase current variation takes the current samples as input and the signal is evaluated
using the sampling value based algorithm.
Where:
ΔiФФ sampling value of phase-to-phase current variation
ΔIZD setting of fixed threshold, which corresponds to setting ICV>. The default value for the setting
is 0.2·IBase, where IBase is the base current.
ΔIT float threshold
1 2T -1
DI T = å | DiFF (t - n) |
T n =T
EQUATION2256 V1 EN-US
Where:
T count of sample values in one cycle
171
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
Di (k ) = [i ( k ) - i (k - N )] - [i (k - N ) - i (k - 2 N )]
= i ( k ) - 2i ( k - N ) + i (k - 2 N )
EQUATION2257 V1 EN-US
Time Delay CV
Pick Up VAB
t
cont
OR STCV
cont
ANSI10000295-1-en.vsd
ANSI10000295 V1 EN-US
Zero sequence criterion is mainly for detection of remote IED high resistance faults or some
gradual faults. The criterion takes the zero sequence current as input. Zero sequence current is
compared with PU 3I0 for the t3I0 time to generate the zero sequence current startup signal.
I3P a
a>b t3I0
PU 3I0 b Pick Up 3I0
AND t
BLK3I0
BLOCK OR
ANSI09000778-2-en.vsd
ANSI09000778 V2 EN-US
172
Technical manual
1MRK 505 344-UUS B Section 6
Differential protection
t3I0 is the time setting for the zero sequence current criterion.
The zero sequence current criterion can be blocked by activating the BLK3I0 input signal.
Low voltage criterion is mainly for detection of the three phase faults occurring on weak side with
pre fault no load condition. The low voltage criterion takes the voltage phase values, voltage
phase-to-phase values and remote startup signals as inputs. The logic for low voltage criterion is
shown below:
V3P (UPhN) a
a<b
V_Ph-N b
OR
V3P (UPhPh) a
a<b
V_Ph-Ph< b
tUV
REMSTEP (Recived) 27 PU
AND t
BLKUV
BLOCK OR
ANSI09000779-2-en.vsd
ANSI09000779 V2 EN-US
If there are more than one remote IED, all the startup signals of the remote ends are logically OR to
obtain the REMSTEP signal from the remote side as input.
The current in each phase is compared to the set current level. If all currents are below setting
PU_37, the STUC output is activated after the set delay tUC.
I3P
a
a<b tUC
PU_37 b PU_UC
AND t
BLUC
BLOCK OR
ANSI09000780-1-en.vsd
ANSI09000780 V1 EN-US
173
Technical manual
Section 6 1MRK 505 344-UUS B
Differential protection
The configuration for the additional security logic for differential protection is shown in Figure 66.
The function will release tripping of the line differential protection up to the end of timer
tStUpReset.
Phase-phase STCV
i
current variation
Low current
criterion PU_UC
I0 <
REMSTEP
ANSI10000296-1-en.vsd
ANSI10000296 V1 EN-US
Figure 66: Additional security logic for differential protection. Logic diagram for start up
element.
174
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
S00346 V1 EN-US
S00346 V1 EN-US
Z<->
IEC09000167 V1 EN-US
The line distance protection is an up to five (depending on product variant) zone full scheme
protection function with three fault loops for phase-to-phase faults and three fault loops for
phase-to-ground faults for each of the independent zones. Individual settings for each zone in
resistive and reactive reach gives flexibility for use as back-up protection for transformer
connected to overhead lines and cables of different types and lengths.
ZMQPDIS (21) together with Phase selection with load encroachment FDPSPDIS (21) has
functionality for load encroachment, which increases the possibility to detect high resistive faults
on heavily loaded lines, as shown in figure67.
175
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Forward
operation
Reverse
operation
en05000034.vsd
IEC05000034 V1 EN-US
Figure 67: Typical quadrilateral distance protection zone with Phase selection with load
encroachment function FDPSPDIS (21) activated
The independent measurement of impedance for each fault loop together with a sensitive and
reliable built-in phase selection makes the function suitable in applications with single-phase
autoreclosing.
Built-in adaptive load compensation algorithm prevents overreaching of zone 1 at load exporting
end at phase-to-ground faults on heavily loaded power lines.
The distance protection zones can operate independently of each other in directional (forward or
reverse) or non-directional mode. This makes them suitable, together with different
communication schemes, for the protection of power lines and cables in complex network
configurations, such as parallel lines, multi-terminal lines.
SEMOD115983-4 v8
ZMQPDIS (21)
I3P* TRIP
V3P* TR_A
BLOCK TR_B
LOVBZ TR_C
BLKTR PICKUP
PHSEL PU_A
DIRCND PU_B
PU_C
PHPUND
ANSI06000256-2-en.vsd
ANSI06000256 V2 EN-US
176
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
ZMQAPDIS (21)
I3P* TRIP
V3P* TR_A
BLOCK TR_B
LOVBZ TR_C
BLKTR PICKUP
PHSEL PU_A
DIRCND PU_B
PU_C
PHPUND
ANSI09000884-1-en.vsd
ANSI09000884 V1 EN-US
ZDRDI R (21D)
I3P* STDI RCND
V3P*
ANSI10000007-1-en.vsdx
ANSI10000007 V1 EN-US
7.1.4 Signals
PID-3651-INPUTSIGNALS v5
PID-3651-OUTPUTSIGNALS v5
177
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
PID-3650-INPUTSIGNALS v5
PID-3650-OUTPUTSIGNALS v5
PID-3545-INPUTSIGNALS v5
178
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
PID-3545-OUTPUTSIGNALS v4
7.1.5 Settings
GUID-62142086-79A9-46FF-A14F-BA0CDD6B6466 v1
Signals and settings for ZMQPDIS are valid for zone 1 while signals and settings for
ZMQAPDIS are valid for zone 2 - 5
PID-3651-SETTINGS v5
179
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
PID-3650-SETTINGS v5
180
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
PID-3545-SETTINGS v5
The execution of the different fault loops within the IED are of full scheme type, which means that
each fault loop for phase-to-ground faults and phase-to-phase faults for forward and reverse
faults are executed in parallel.
181
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Figure 71 presents an outline of the different measuring loops for up to five, impedance-
measuring zones. There are 3 to 5 zones depending on product type and variant.
ANSI05000458-2-en.vsd
ANSI05000458 V2 EN-US
Figure 71: The different measuring loops at phase-to-ground fault and phase-to-phase
fault.
The use of full scheme technique gives faster operation time compared to switched schemes
which mostly uses a pickup of an overreaching element to select correct voltages and current
depending on fault type. Each distance protection zone performs like one independent distance
protection IED with six measuring elements.
The distance measuring zone includes six impedance measuring loops; three intended for phase-
to-ground faults, and three intended for phase-to-phase as well as, three-phase faults.
The distance measuring zone will essentially operate according to the non-directional impedance
characteristics presented in figure 72 and figure 73. The phase-to-ground characteristic is
illustrated with the full loop reach while the phase-to-phase characteristic presents the per phase
reach.
182
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
X (Ohm/loop)
X0-X1
Xn =
3
X1+Xn R0-R1
Rn =
3
jn jn
R (Ohm/loop)
RFPG RFPG
X1+Xn
ANSI05000661-3-en.vsd
ANSI05000661 V3 EN-US
183
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
X (Ohm/phase)
RFPP R1 RFPP
2 2
X 0 PE - X 1RVPE
XNRV =XX00PEPG--X31XRVPE
1RVPG
XNRV =
XNRV =
3 3
XX
X00PE
0PE
PG --1X
-X 11FWPE
XFWPE
FWPG
XNFW =
=
XNFW =
XNFW
X1 3
3 3
j j
R (Ohm/phase)
RFPP RFPP
2 2
X1
RFPP R1 RFPP
2 2
IEC11000428-1-en.vsd
IEC11000428 V1 EN-US
184
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
Ip R1 + j X1
Phase-to-ground
VA
element
Phase-to-ground
fault in phase A RFPG
(Arc + tower
resistance)
0
IN (R0-R1)/3 +
j (X0-X1)/3 )
IA R1 + j X1 Phase-to-phase
VA element A-B
Phase-to-phase
fault in phase A-B RFPP
IB
VB (Arc resistance)
R1 + j X1
IA R1 + j X1 0.5·RFPP Phase-to-phase
VA element A-C
Three-phase
fault
IC
VC
R1 + j X1 0.5·RFPP
ANSI05000181_2_en.vsd
ANSI05000181 V2 EN-US
Regarding the illustration of three-phase fault in figure 74, there is of course fault current flowing
also in the third phase during a three-phase fault. The illustration merely reflects the loop
measurement, which is made phase-to-phase.
The zone can be set to operate in Non-directional, Forward or Reverse direction through the
setting OperationDir. The result from respective set value is illustrated in figure 75. The impedance
reach is symmetric, in the sense that it conforms for forward and reverse direction (there are
different forward and reverse settings - Zx and ZxRev respectively, where x = 1 - 5). Therefore, all
reach settings apply to both directions.
185
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
X X X
R R R
IEC05000182-2-en.vsdx
IEC05000182 V2 EN-US
The phase-to-ground loop AG (BG or CG) is blocked if IA (IB or IC) < IMinPUPG.
For zone 1 with load compensation feature the additional criterion applies, that all phase-to-
ground loops will be blocked when IN < IMinOpIR, regardless of the phase currents.
IA (IB or IC) is the RMS value of the current in phase IA (IB or IC). IN is the RMS value of the vector
sum of the three-phase currents, that is, residual current 3I0.
The phase-to-phase loop AB (BC or CA) is blocked if IAB (BC or CA) < IMinPUPP.
All three current limits IMinPUPG, IMinOpIR and IMinPUPP are automatically
reduced to 75% of regular set values if the zone is set to operate in reverse
direction, that is, OperationDir = Reverse.
Fault loop equations use the complex values of voltage, current, and changes in the current.
Apparent impedances are calculated and compared with the set limits. The apparent impedances
at phase-to-phase faults follow equation 10 (example for a phase A to phase B fault).
VA - VB
Zapp =
IA - IB
EQUATION1545 V1 EN-US (Equation 10)
186
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
Here V and I represent the corresponding voltage and current phasors in the respective phase Ln
(n = 1, 2, 3)
V_A
Z app =
I _ A + IN × KN
EQUATION1546 V1 EN-US (Equation 11)
Where:
V_A, I_A and IN are the phase voltage, phase current and residual current present to the IED
KN
is defined as:
Z 0 - Z1
KN =
3 × Z1
EQUATION-2105 V2 EN-US
Z 0 = R 0 + jX 0
EQUATION2106 V2 EN-US
Z 1 = R1 + jX 1
EQUATION2107 V2 EN-US
Where
R0 is setting of the resistive zero sequence reach
X0 is setting of the reactive zero sequence reach
R1 is setting of the resistive positive sequence reach
X1 is setting of the reactive positive sequence reach
Here IN is a phasor of the residual current in IED point. This results in the same reach along the line
for all types of faults.
The apparent impedance is considered as an impedance loop with resistance R and reactance X.
The formula given in equation 11 is only valid for radial feeder application without load. When load
is considered in the case of single phase-to-ground fault, conventional distance protection might
overreach at exporting end and underreach at importing end. The IED has an adaptive load
compensation which increases the security in such applications.
Measuring elements receive current and voltage information from the A/D converter. The check
sums are calculated and compared, and the information is distributed into memory locations. For
each of the six supervised fault loops, sampled values of voltage (V), current (I), and changes in
187
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
current between samples (DI) are brought from the input memory and fed to a recursive Fourier
filter.
The filter provides two orthogonal values for each input. These values are related to the loop
impedance according to equation 12,
X Di
V =R× i + ×
w0 Dt
EQUATION1547 V1 EN-US (Equation 12)
X D Re (I )
Re (V ) = R × Re (I ) + ×
w0 Dt
EQUATION1548 V1 EN-US (Equation 13)
X D Im (I )
Im (V ) = R × Im (I ) + ×
w0 Dt
EQUATION1549 V1 EN-US (Equation 14)
with
w0 = 2 × p × f 0
EQUATION356 V1 EN-US (Equation 15)
where:
Re designates the real component of current and voltage,
Im designates the imaginary component of current and voltage and
f0 designates the rated system frequency
The algorithm calculates Rm measured resistance from the equation for the real value of the
voltage and substitutes it in the equation for the imaginary part. The equation for the Xm
measured reactance can then be solved. The final result is equal to:
188
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
The calculated Rm and Xm values are updated each sample and compared with the set zone reach.
The adaptive tripping counter counts the number of permissive tripping results. This effectively
removes any influence of errors introduced by the capacitive voltage transformers or by other
factors.
The directional evaluations are performed simultaneously in both forward and reverse directions,
and in all six fault loops. Positive sequence voltage and a phase locked positive sequence memory
voltage are used as a reference. This ensures unlimited directional sensitivity for faults close to
the IED point.
The evaluation of the directionality takes place in Directional impedance quadrilateral function
ZDRDIR (21D). Equation 18 and equation 19 are used to classify that the fault is in forward
direction for phase-to-ground fault and phase-to-phase fault.
where:
AngDir is the setting for the lower boundary of the forward directional characteristic, by default set to 15 (=
-15 degrees) and
AngNegRes is the setting for the upper boundary of the forward directional characteristic, by default set to 115
degrees, see figure 76.
V1A is positive sequence phase voltage in phase A
The setting of AngDir and AngNegRes is by default set to 15 (= -15) and 115 degrees respectively
(as shown in figure 76). It should not be changed unless system studies have shown the necessity.
ZDRDIR gives binary coded directional information per measuring loop on the output STDIRCND.
STDIR= FWD_A*1+FWD_B*2+FWD_C*4+FWD_AB*8+
+FWD_BC*16+FWD_CA*32+REV_A*64+REV_B*128+REV_C*256+
+REV_AB*512+REV_BC*1024+REV_CA*2048
189
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
AngNegRes
AngDir
R
en05000722_ansi.vsd
ANSI05000722 V1 EN-US
Figure 76: Setting angles for discrimination of forward and reverse fault in Directional
impedance quadrilateral function ZDRDIR (21D)
The reverse directional characteristic is equal to the forward characteristic rotated by 180
degrees.
The polarizing voltage is available as long as the positive sequence voltage exceeds 5% of the set
base voltage VBase. So the directional element can use it for all unsymmetrical faults including
close-in faults.
For close-in three-phase faults, the V1AM memory voltage, based on the same positive sequence
voltage, ensures correct directional discrimination.
The memory voltage is used for 100 ms or until the positive sequence voltage is restored.
• If the current is still above the set value of the minimum operating current (between 10 and
30% of the set IED rated current IBase), the condition seals in.
• If the fault has caused tripping, the trip endures.
• If the fault was detected in the reverse direction, the measuring element in the reverse
direction remains in operation.
• If the current decreases below the minimum operating value, the memory resets until the
positive sequence voltage exceeds 10% of its rated value.
190
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
Phase-to-ground related signals are designated by AG, BG and CG. The phase-to-phase signals are
designated by AB, BC and CA.
Fulfillment of two different measuring conditions is necessary to obtain the one logical signal for
each separate measuring loop:
• Zone measuring condition, which follows the operating equations described above.
• Group functional input signal (PHSEL), as presented in figure 77.
Two types of function block, ZMQPDIS (21) and ZMQAPDIS (21), are used in the IED. ZMQPDIS (21)
is used for zone 1 and ZMQAPDIS (21) for zone 2 - 5.
The PHSEL input signal represents a connection of six different integer values from Phase
selection with load encroachment, quadrilateral characteristic function FDPSPDIS (21) within the
IED, which are converted within the zone measuring function into corresponding boolean
expressions for each condition separately. Input signal PHSEL is connected to FDPSPDIS or
FMPSPDIS (21) function output PHSELZ.
The input signal DIRCND is used to give condition for directionality for the distance measuring
zones. The signal contains binary coded information for both forward and reverse direction. The
zone measurement function filters out the relevant signals depending on the setting of the
parameter OperationDir. It must be configured to the STDIR output on ZDRDIR (21D) function.
191
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
PUZMPP
OR
PHSEL
AND NDIR_AB
AB
NDIR_BC
BC AND
CA AND NDIR_CA
AND NDIR_A
AG
AND NDIR_B
BG
NDIR_C
CG AND
OR STNDPE
OR
LOVBZ PHPUND
OR AND
BLOCK
BLK
BLOCFUNC
ANSI99000557-1-en.vsd
ANSI99000557 V2 EN-US
Figure 77: Conditioning by a group functional input signal PHSEL, external start condition
Composition of the phase pickup signals for a case, when the zone operates in a non-directional
mode, is presented in figure 78.
NDIR_A
OR
NDIR_B
PU_A
AND 0
NIDR_C 15ms
NDIR_AB OR PU_B
AND 0
15ms
NDIR_BC
PU_C
NDIR_CA AND 0
OR 15ms
PICKUP
AND 0
OR 15ms
BLK
ANSI09000889-1-en.vsd
ANSI09000889 V1 EN-US
192
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
NDIR_A
DIR_A AND
PU_ZMPG
OR
NDIR_B
DIR_B AND
NDIR_C OR PU_A
AND 0
DIR_C AND 15 ms
NDIR_AB
DIR_AB AND OR PU_B
AND 0
15 ms
NDIR_BC
DIR_BC AND
OR PU_C
NDIR_CA AND 0
AND 15 ms
DIR_CA
PU_ZMPP
OR
BLK
OR PICKUP
AND 0
15 ms
ANSI09000888-2-en.vsd
ANSI09000888 V2 EN-US
193
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Timer tPP=enable
PUZMPP AND tPP
0-tPP AND
0
BLOCFUNC
OR OR
tPG
0-tPG
0 AND
Timer tPG=enable AND
PUZMPG
BLKTR AND 0 TRIP
15 ms
BLK OR
ANSI09000887-3-en.vsdx
ANSI09000887 V3 EN-US
M13842-1 v15
194
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
7.2.1 Identification
SYMBOL-DD V1 EN-US
The operation of transmission networks today is in many cases close to the stability limit. Due to
environmental considerations, the rate of expansion and reinforcement of the power system is
reduced, for example, difficulties to get permission to build new power lines. The ability to
accurately and reliably classify the different types of fault, so that single pole tripping and
autoreclosing can be used plays an important role in this matter. Phase selection, quadrilateral
characteristic with fixed angle FDPSPDIS is designed to accurately select the proper fault loop in
the distance function dependent on the fault type.
The heavy load transfer that is common in many transmission networks may make fault resistance
coverage difficult to achieve. Therefore, FDPSPDIS (21) has a built-in algorithm for load
encroachment, which gives the possibility to enlarge the resistive setting of both the phase
selection and the measuring zones without interfering with the load.
The extensive output signals from the phase selection gives also important information about
faulty phase(s), which can be used for fault analysis.
A current-based phase selection is also included. The measuring elements continuously measure
three phase currents and the residual current and, compare them with the set values.
195
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
FDPSPDIS (21)
I3P* TRIP
V3P* BFI
BLOCK FWD_A
DIRCND FWD_B
FWD_C
FWD_G
REV_A
REV_B
REV_C
REV_G
NDIR_A
NDIR_B
NDIR_C
NDIR_G
FWD_1PH
FWD_2PH
FWD_3PH
PHG_FLT
PHPH_FLT
PHSELZ
DLECND
ANSI14000047-1-en.vsd
ANSI10000047 V2 EN-US
7.2.4 Signals
PID-3642-INPUTSIGNALS v5
PID-3642-OUTPUTSIGNALS v5
196
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
7.2.5 Settings
PID-3642-SETTINGS v5
197
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
The difference, compared to the distance zone measuring function, is in the combination of the
measuring quantities (currents and voltages) for different types of faults.
A current-based phase selection is also included. The measuring elements continuously measure
three phase currents and the residual current, and compare them with the set values. The current
signals are filtered by Fourier's recursive filter, and separate trip counter prevents too high
overreaching of the measuring elements.
The characteristic is basically non-directional, but FDPSPDIS (21) uses information from the
directional function to discriminate whether the fault is in forward or reverse direction.
1. Residual current criteria, that is, separation of faults with and without ground connection
2. Regular quadrilateral impedance characteristic or current based criteria
3. Load encroachment characteristics is always active but can be switched off by selecting a
high setting.
198
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
The DLECND output is non-directional. The directionality is determined by the distance zones
directional function. There are outputs from FDPSPDIS (21) that indicate whether a pickup is in
forward or reverse direction or non-directional, for example FWD_A, REV_A and NDIR_A.
These directional indications are based on the sector boundaries of the directional function and
the impedance setting of FDPSPDIS (21) function. Their operating characteristics are illustrated in
figure 82.
X X X
60°
60° R
R R
60° 60°
en05000668_ansi.vsd
ANSI05000668 V1 EN-US
Figure 82: Characteristics for non-directional, forward and reverse operation of Phase
selection with load encroachment, quadrilateral characteristic FDPSPDIS (21)
The setting of the load encroachment function may influence the total operating characteristic,
(for more information, refer to section "Load encroachment").
The input DIRCND contains binary coded information about the directional coming from the
directional function . It shall be connected to the STDIR output on ZDRDIR, directional measuring
block. This information is also transferred to the input DIRCND on the distance measuring zones,
that is, the ZMQPDIS, distance measuring block.
STDIR= FWD_A*1+FWD_B*2+FWD_C*4+FWD_AB*8+
+FWD_BC*16+FWD_CA*32+REV_A*64+REV_B*128+REV_C*256+
+REV_AB*512+REV_BC*1024+REV_CA*2048
199
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
If the binary information is 1 then it will be considered that we have pickup in forward direction in
phase A. If the binary code is 3 then we have pickup in forward direction in phase A and B, binary
code 192 means pickup in reverse direction in phase L1 and L2A and B etc.
The PHSELZ or DLECND output contains, in a similar way as DIRCND, binary coded information, in
this case information about the condition for opening correct fault loop in the distance measuring
element. It shall be connected to the PHSEL input on the ZMQPDIS, distance measuring block.
The code built up for release of the measuring fault loops is as follows:
PHSEL = AG*1+BG*2+CG*4+AB*8+BC*16+CA*32
Index PHS in images and equations reference settings for Phase selection with load
encroachment function FDPSPDIS (21).
VA( B , C )
ZPHSn =
IA( B , C )
EQUATION1554 V1 EN-US (Equation 20)
where:
n corresponds to the particular phase (n=1, 2 or 3)
The characteristic for FDPSPDIS (21) function at phase-to-ground fault is according to figure 83.
The characteristic has a fixed angle for the resistive boundary in the first quadrant of 60°.
The resistance RN and reactance XN are the impedance in the ground-return path defined
according to equation 21 and equation 22.
R0 - R1
RN =
3
EQUATION1256 V1 EN-US (Equation 21)
X 0 - X1
XN =
3
EQUATION1257 V1 EN-US (Equation 22)
200
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
X (ohm/loop)
Kr·(X1+XN)
RFItRevPG RFItFwdPG
X1+XN
60 deg
RFItFwdPG
RFItRevPG R (Ohm/loop)
60 deg
X1+XN
1
Kr =
tan(60 deg)
RFItRevPG RFItFwdPG
Kr·(X1+XN)
en06000396_ansi.vsd
ANSI06000396 V1 EN-US
Figure 83: Characteristic of FDPSPDIS (21) for phase-to-ground fault (setting parameters in
italic), ohm/loop domain (directional lines are drawn as "line-dot-dot-line")
Besides this, the 3I0 residual current must fulfil the conditions according to equation 23 and
equation 24.
3 × I0 ³ 0.5 × IMinPUPG
EQUATION2108-ANSI V1 EN-US (Equation 23)
3I 0 Enable _ PG
3 × I0 ³ × Iph max
100
EQUATION1812-ANSI V1 EN-US (Equation 24)
where:
IMinPUPG is the minimum operation current for forward zones
3I0Enable_PG is the setting for the minimum residual current needed to enable operation in the phase-to-ground
fault loops (in %).
Iphmax is the maximum phase current in any of three phases.
For a phase-to-phase fault, the measured impedance by FDPSPDIS (21) will be according to
equation 25.
201
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Vm - Vn
ZPHS =
-2 × In
EQUATION1813-ANSI V1 EN-US (Equation 25)
Vm is the leading phase voltage, Vn the lagging phase voltage and In the phase current in the
lagging phase n.
X (W / phase)
0.5·RFltRevPP 0.5·RFltFwdPP
Kr·X1
X1
0.5·RFltFwdPP
60 deg
R (W / phase)
60 deg
0.5·RFltRevPP X1
1
Kr =
tan(60 deg)
Kr·X1
0.5·RFltRevPP 0.5·RFltFwdPP
ANSI05000670-2-en.vsd
ANSI05000670 V2 EN-US
Figure 84: The operation characteristics for FDPSPDIS (21) at phase-to-phase fault (setting
parameters in italic, directional lines drawn as "line-dot-dot-line"), ohm/phase
domain
In the same way as the condition for phase-to-ground fault, there are current conditions that have
to be fulfilled in order to release the phase-to-phase loop. Those are according to equation 26 or
equation 27.
3I 0 < IMinPUPG
EQUATION2109-ANSI V1 EN-US (Equation 26)
202
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
INBlockPP
3I 0 < × Iph max
100
EQUATION2110-ANSI V1 EN-US (Equation 27)
where:
IMinPUPG is the minimum operation current for ground measuring loops,
3I0BLK_PP is 3I0 limit for blocking phase-to-phase measuring loop and
Iphmax is maximal magnitude of the phase currents.
The operation conditions for three-phase faults are the same as for phase-to-phase fault, that is
equation , equation and equation are used to release the operation of the function.
However, the reach is expanded by a factor 2/√3 (approximately 1.1547) in all directions. At the
same time the characteristic is rotated 30 degrees, counter-clockwise. The characteristic is shown
in figure 85.
X (ohm/phase)
4 × X1
3
90 deg
0.5·RFltFwdPP·K3
X1·K3 2 × RFltFwdPP
3
R (ohm/phase)
0.5·RFltRevPP·K3
2
K3 =
3 30 deg
ANSI05000671-4-en.vsd
ANSI05000671 V4 EN-US
Figure 85: The characteristic of FDPSPDIS (21) for three-phase fault (setting parameters in
italic)
203
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Each of the six measuring loops has its own load encroachment characteristic based on the
corresponding loop impedance. The load encroachment functionality is always active, but can be
switched off by selecting a high setting.
The outline of the characteristic is presented in figure 86. As illustrated, the resistive blinders are
set individually in forward and reverse direction while the angle of the sector is the same in all four
quadrants.
RLdFwd
LdAngle LdAngle
R
LdAngle LdAngle
RLdRev
en05000196_ansi.vsd
ANSI05000196 V1 EN-US
When output signal DLECND is selected, the operation characteristic will be as the right
illustration in figure 87. The reach will in this case be limit by the minimum operation current and
the distance measuring zones.
204
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
X X
R R
PHSELZ DLECND
ANSI10000099-1-en.vsd
ANSI10000099 V1 EN-US
Figure 87: Difference in operating characteristic depending on operation mode when load
encroachment is activated
When FDPSPDIS (21) is set to operate together with a distance measuring zone the resultant
operate characteristic could look like in figure 88. The figure shows a distance measuring zone
operating in forward direction. Thus, the operating area is highlighted in black.
"Phase selection"
"quadrilateral" zone
Load encroachment
characteristic
Directional line
en05000673.vsd
IEC05000673 V1 EN-US
205
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Figure 88 is valid for phase-to-ground. During a three-phase fault, or load, when the quadrilateral
phase-to-phase characteristic is subject to enlargement and rotation the operate area is
transformed according to figure 89. Notice in particular what happens with the resistive blinders
of the "phase selection" "quadrilateral" zone. Due to the 30-degree rotation, the angle of the
blinder in quadrant one is now 90 degrees instead of the original 60 degrees. The blinder that is
nominally located to quadrant four will at the same time tilt outwards and increase the resistive
reach around the R-axis. Consequently, it will be more or less necessary to use the load
encroachment characteristic in order to secure a margin to the load impedance.
X (W / phase)
Phase selection
”Quadrilateral” zone
R (W / phase)
IEC09000049-1-en.vsd
IEC09000049 V1 EN-US
Figure 89: Operating characteristic for FDPSPDIS (21) in forward direction for three-phase
fault, ohm/phase domain
The result from rotation of the load characteristic at a fault between two phases is presented in
fig 90. Since the load characteristic is based on the same measurement as the quadrilateral
characteristic, it will rotate with the quadrilateral characteristic clockwise by 30 degrees when
subject to a pure phase-to-phase fault. At the same time the characteristic will "shrink", divided by
2/√3, from the full RLdFw and RLdRv reach, which is valid at load or three-phase fault.
206
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
IEC08000437.vsd
IEC08000437 V1 EN-US
Figure 90: Rotation of load characteristic for a fault between two phases
There is a gain in selectivity by using the same measurement as for the quadrilateral characteristic
since not all phase-to-phase loops will be fully affected by a fault between two phases. It should
also provide better fault resistive coverage in quadrant one. The relative loss of fault resistive
coverage in quadrant four should not be a problem even for applications on series compensated
lines.
The operation of the Phase selection with load encroachment function (FDPSPDIS, 21) is blocked if
the magnitude of input currents falls below certain threshold values.
The phase-to-ground loop n is blocked if In<IMinPUPG, where In is the RMS value of the current in
phase n (A or B or C).
Figure 91 presents schematically the general logic diagram for phase-selection function.
207
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Imin
I3P PP
PE STZPHLmn AND
PHSLmn
X
OR
V3P STZPHLm
R,X settings R
LEPHLm AND PHSLm
OR
Binary to word
LEPHLmn
21 enable Enable
b1 – b3
word
b4 – b6
IPELm
I_A IRELPE
Set level
Pickup Iph T
IRELPP PHSELZ
Pickup_N AND 63 F
R
mn = AB, BC, CA
ANSI18000010 V1 EN-US
21 enable
AND
LDEblock
0 STPG
AND
3 I 0 Enable _ PG 15ms
3I 0 Iphmax
100 Bool to AND
DLECND
BLOCK integer
208
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
protection zone and this way influence the operation of the phase-to-phase and phase-to-ground
zone measuring elements, residual current and the load encroachment characteristic.
INDIR_A
INDIR_B
INDIR_C
0
PHSEL_G
OR
15 ms
IRELPG
LDEblockA
I_A AND
OR PHSEL_A
ZMA OR 0
LDEblockB 15 ms
I_B AND
OR
ZMB PHSEL_B
LDEblockC OR 0
I_C AND 15 ms
OR
ZMC
LDEblockAB PHSEL_C
I_A & I_B AND OR 0
OR 15 ms
ZMAB
LDEblockBC
I_B & I_C AND INDIR_AB
OR
ZMBC INDIR_BC
LDEblockCA
I_C & I_A AND
OR INDIR_CA
ZMCA
IRELPP
0 PHSEL_PP
OR
15 ms
ANSI00000545-5-en.vsd
ANSI00000545 V5 EN-US
Figure 94 presents additionally a composition of a PHSELZ output signal, which is created on the
basis of the continuation of the impedance measuring conditions and the load encroachment
characteristic. This signal can be configured to PHSEL functional input signals of the distance
protection zone and this way influence the operation of the phase-to-phase and phase-to-ground
zone measuring elements and their phase related pickup and tripping signals.
209
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
INDIR_A
AND
DRV_A
INDIR_AB
REV_A
AND OR 0
DRV_AB 15 ms
INDIR_CA
AND
DRV_CA
REV_G
OR 0
INDIR_B 15 ms
AND
DRV_B
INDIR_AB
REV_B
AND OR 0
15 ms
INDIR_BC INDIR_A
AND INDIR_B
DRV_BC
INDIR_C Bool to PHSELZ
INDIR_C INDIR_AB integer
AND INDIR_BC
DRV_C INDIR_CA
INDIR_BC
0
REV_C
AND OR
15 ms
INDIR_CA
AND REV_PP
OR 0
15 ms
ANSI00000546-3-en.vsd
ANSI00000546 V3 EN-US
210
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
AND
INDIR_A
AND FWD_IPH
DFW_A AND OR 15 ms 0
0 15 ms
INDIR_AB
0 FWD_A
AND OR
DFW_AB 15 ms
INDIR_CA
AND
AND
DFW_CA
0 FWD_G
INDIR_B OR
15 ms
AND
DFW_B
AND
INDIR_AB 0 FWD_B
AND OR 15 ms
INDIR_BC 15 ms 0 FWD_2PH
AND OR
AND 0 15 ms
DFW_BC
INDIR_C
AND AND
DFW_C FWD_C
0
INDIR_BC 15 ms
AND OR
INDIR_CA 0 FWD_3PH
AND
AND 15 ms
FWD_PP
OR 0
15 ms
ANSI05000201-3-en.vsd
ANSI05000201 V3 EN-US
211
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
TimerPP=Enable
AND AND
0-tPP
0 TRIP
OR OR
TimerPG=Enable
0-tPG
AND 0 AND
NDIR_PP
FWD_PP OR
REV_PP
RI
OR
NDIR_G
FWD_G OR
REV_G
ANSI08000441-3-en.vsd
ANSI08000441 V3 EN-US
212
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
7.3.1 Identification
SEMOD168165-2 v2
S00346 V1 EN-US
S00346 V1 EN-US
IEC09000167 V1 EN-US
213
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
The line distance protection is an up to five (depending on product variant) zone full scheme
protection with three fault loops for phase-to-phase faults and three fault loops for phase-to-
ground fault for each of the independent zones. Individual settings for each zone resistive and
reactive reach give flexibility for use on overhead lines and cables of different types and lengths.
ZMCPDIS (21) function has functionality for load encroachment which increases the possibility to
detect high resistive faults on heavily loaded lines.
Forward
operation
Reverse
operation
en05000034.vsd
IEC05000034 V1 EN-US
Figure 97: Typical quadrilateral distance protection zone with load encroachment function
activated
The independent measurement of impedance for each fault loop together with a sensitive and
reliable built in phase selection makes the function suitable in applications with single phase auto-
reclosing.
Built-in adaptive load compensation algorithm for the quadrilateral function prevents
overreaching of zone1 at load exporting end at phase to ground-faults on heavily loaded power
lines.
The distance protection zones can operate, independent of each other, in directional (forward or
reverse) or non-directional mode. This makes them suitable, together with different
communication schemes, for the protection of power lines and cables in complex network
configurations, such as parallel lines, multi-terminal lines.
214
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
SEMOD168198-4 v2
ZMCPDIS (21)
I3P* TRIP
V3P* TR_A
BLOCK TR_B
LOVBZ TR_C
BLKTR PICKUP
PHSEL PU_A
DIRCND PU_B
PU_C
PHPUND
ANSI07000036-2-en.vsd
ANSI07000036 V2 EN-US
ZMCAPDIS (21)
I3P* TRIP
V3P* TR_A
BLOCK TR_B
LOVBZ TR_C
BLKTR PICKUP
PHSEL PU_A
DIRCND PU_B
PU_C
PHPUND
ANSI09000890-1-en.vsd
ANSI09000890 V1 EN-US
ZDSRDIR (21D)
I3P* PUFW
V3P* PUREV
STDIRCND
ANSI07000035-2-en.vsd
ANSI07000035 V2 EN-US
Input and output signals is shown for zone 1, zone 2 - 5 are equal.
PID-3639-INPUTSIGNALS v5
215
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
PID-3639-OUTPUTSIGNALS v5
PID-3637-INPUTSIGNALS v5
PID-3637-OUTPUTSIGNALS v5
216
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
PID-3547-INPUTSIGNALS v5
PID-3547-OUTPUTSIGNALS v5
Settings for ZMCPDIS (21) are valid for zone 1, while settings for ZMCAPDIS (21) are
valid for zone 2 - 5
PID-3639-SETTINGS v5
217
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
PID-3637-SETTINGS v5
218
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
PID-3547-SETTINGS v5
219
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
220
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
The execution of the different fault loops within the IED are of full scheme type, which means that
ground fault loop for phase-to-ground faults and phase-to-phase faults for forward and reverse
faults are executed in parallel.
Figure 101 presents an outline of the different measuring loops for the basic five, impedance-
measuring zones.
ANSI05000458-2-en.vsd
ANSI05000458 V2 EN-US
Figure 101: The different measuring loops at phase-to-ground fault and phase-to-phase fault
The use of full scheme technique gives faster operation time compared to switched schemes
which mostly uses a pickup of an overreaching element to select correct voltages and current
221
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
depending on fault type. Each distance protection zone performs like one independent distance
protection IED with six measuring elements.
Distance measuring zone, quadrilateral characteristic for series compensated lines (ZMCPDIS, 21)
include six impedance measuring loops; three intended for phase-to-ground faults, and three
intended for phase-to-phase as well as, three-phase faults.
The distance measuring zone operates according to the non-directional impedance characteristics
presented in figure 102 and figure 103. The phase-to-ground characteristic is illustrated with the
full loop reach while the phase-to-phase characteristic presents the per-phase reach.
X (Ohm/loop)
R1PG+RNFw
X 0 PG - X 1FwPG
RFRvPG RFFwPG XNFw =
3
PG- -
XX00PE 1XRVPE
1RVPGX 1RvPG
XNRV ==
XNRV XNRv = XXNFw ×
33 X 1FwPG
XX0 PE - X-1X
0 PG 1FWPG
FWPE
XNFW==
XNFW
X1FwPG+XNFw 3R 3 0 PG - R1PG
RNFw =
jN jN 3
R (Ohm/loop)
RFRvPG RFFwPG
X1RvPG+XNRv
jN
RFRvPG RFFwPG
ANSI09000625-1-en.vsd
ANSI09000625 V1 EN-US
Figure 102: Characteristic for the phase-to-ground measuring loops, ohm/loop domain
222
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
X (Ohm/phase)
j j
jN R (Ohm/phase)
RFRvPP RFFwPP
2 2
X1RvPP
jN
RFRvPP RFFwPP
2 2
IEC09000632-1-en.vsd
IEC09000632 V1 EN-US
223
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Ip R1 + j X1
Phase-to-ground
VA
element
Phase-to-ground
fault in phase A RFPG
(Arc + tower
resistance)
0
IN (R0-R1)/3 +
j (X0-X1)/3 )
IA R1 + j X1 Phase-to-phase
VA element A-B
Phase-to-phase
fault in phase A-B RFPP
IB
VB (Arc resistance)
R1 + j X1
IA R1 + j X1 0.5·RFPP Phase-to-phase
VA element A-C
Three-phase
fault
IC
VC
R1 + j X1 0.5·RFPP
ANSI05000181_2_en.vsd
ANSI05000181 V2 EN-US
Regarding the illustration of three-phase fault in figure 104, there is of course fault current flowing
also in the third phase during a three-phase fault. The illustration merely reflects the loop
measurement, which is made phase-to-phase.
The zone may be set to operate in Non-directional, Forward or Reverse direction through the
setting OperationDir. The result from respective set value is illustrated in figure 105. It may be
convenient to once again mention that the impedance reach is symmetric, forward and reverse
direction. Therefore, all reach settings apply to both directions.
224
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
X X X
R R R
IEC05000182-2-en.vsdx
IEC05000182 V2 EN-US
The operation of Distance measuring zone, quadrilateral characteristic for series compensated
lines (ZMCPDIS,ZMCAPDIS, 21) is blocked if the magnitude of input currents fall below certain
threshold values.
The phase-to-ground loop AG (BG or CG) is blocked if IA (IB or IC) < IMinPUPG.
For zone 1 with load compensation feature the additional criterion applies, that all phase-to-
ground loops will be blocked when IN < IMinOpIR, regardless of the phase currents.
IA (IB or IC) is the RMS value of the current in phase IA (IB or IC). IN is the RMS value of the vector
sum of the three phase currents, that is, residual current 3I0.
The phase-to-phase loop AB (BC or CA) is blocked if IAB (BC or CA)< IMinPUPP.
All three current limits IMinPUPG, IMinOpIR and IMinPUPP are automatically
reduced to 75% of regular set values if the zone is set to operate in reverse
direction, that is, OperationDir=Reverse.
Fault loop equations use the complex values of voltage, current, and changes in the current.
Apparent impedances are calculated and compared with the set limits. The calculation of the
apparent impedances at ph-ph faults follows equation 28 (example for a phase A to phase B fault).
225
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
VA - VB
Zapp =
IA - IB
EQUATION1545 V1 EN-US (Equation 28)
Here V and I represent the corresponding voltage and current phasors in the respective phase.
The ground return compensation applies in a conventional manner to ph-g faults (example for a
phase A to ground fault) according to equation 29.
V_A
Z app =
I _ A + IN × KN
EQUATION1546 V1 EN-US (Equation 29)
Where:
V_A, I_A and IN are the phase voltage, phase current and residual current present to the IED
KN is defined as:
Z 0 - Z1
KN =
3 × Z1
EQUATION-2105 V2 EN-US
Z 0 = R 0 + jX 0
EQUATION2106 V2 EN-US
Z 1 = R1 + jX 1
EQUATION2107 V2 EN-US
Where
R0 is setting of the resistive zero sequence reach
X0 is setting of the reactive zero sequence reach
R1 is setting of the resistive positive sequence reach
X1 is setting of the reactive positive sequence reach
Here IN is a phasor of the residual current at the IED point. This results in the same reach along the
line for all types of faults.
The apparent impedance is considered as an impedance loop with resistance R and reactance X.
The formula given in equation 29 is only valid for no loaded radial feeder applications. When load is
considered in the case of single phase-to-ground fault, conventional distance protection might
overreach at exporting end and underreach at importing end. IED has an adaptive load
compensation which increases the security in such applications.
Measuring elements receive current and voltage information from the A/D converter. The check
sums are calculated and compared, and the information is distributed into memory locations. For
226
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
each of the six supervised fault loops, sampled values of voltage (V), current (I), and changes in
current between samples (DI) are brought from the input memory and fed to a recursive Fourier
filter.
The filter provides two orthogonal values for each input. These values are related to the loop
impedance according to equation 30,
X Di
V =R× i + ×
w0 Dt
EQUATION1547 V1 EN-US (Equation 30)
X D Re (I )
Re (V ) = R × Re (I ) + ×
w0 Dt
EQUATION1548 V1 EN-US (Equation 31)
X D Im (I )
Im (V ) = R × Im (I ) + ×
w0 Dt
EQUATION1549 V1 EN-US (Equation 32)
with
w0 = 2 × p × f 0
EQUATION356 V1 EN-US (Equation 33)
where:
Re designates the real component of current and voltage,
Im designates the imaginary component of current and voltage and
f0 designates the rated system frequency
The algorithm calculates Rm measured resistance from the equation for the real value of the
voltage and substitute it in the equation for the imaginary part. The equation for the Xm measured
reactance can then be solved. The final result is equal to:
227
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
The calculated Rm and Xm values are updated each sample and compared with the set zone reach.
The adaptive tripping counter counts the number of permissive tripping results. This effectively
removes any influence of errors introduced by the capacitive voltage transformers or by other
factors.
The directional evaluations are performed simultaneously in both forward and reverse directions,
and in all six fault loops. Positive sequence voltage and a phase locked positive sequence memory
voltage are used as a reference. This ensures unlimited directional sensitivity for faults close to
the IED point.
In the basic distance protection function, the control of the memory for polarizing voltage is
performed by an undervoltage control. In case of series compensated line, a voltage reversal can
occur with a relatively high voltage also when the memory must be locked. Thus, a simple
undervoltage type of voltage memory control can not be used in case of voltage reversal. In the
option for series compensated network the polarizing quantity and memory are controlled by an
impedance measurement criterion.
The polarizing voltage is a memorized positive sequence voltage. The memory is continuously
synchronized via a positive sequence filter. The memory is starting to run freely instantaneously
when a voltage change is detected in any phase. A non-directional impedance measurement is
used to detect a fault and identify the faulty phase or phases.
At a three phase fault when no positive sequence voltage remains (all three phases are
disconnected) the memory is used for direction polarization during 100 ms.
The memory predicts the phase of the positive sequence voltage with the pre-fault frequency. This
extrapolation is made with a high accuracy and it is not the accuracy of the memory that limits the
time the memory can be used. The network is at a three phase fault under way to a new
equilibrium and the post-fault condition can only be predicted accurately for a limited time from
the pre-fault condition.
In case of a three phase fault after 100 ms the phase of the memorized voltage can not be relied
upon and the directional measurement has to be blocked. The achieved direction criteria are
sealed-in when the directional measurement is blocked and kept until the impedance fault criteria
is reset (the direction is stored until the fault is cleared).
This memory control allows in the time domain unlimited correct directional measurement for all
unsymmetrical faults also at voltage reversal. Only at three phase fault within the range of the set
impedance reach of the criteria for control of the polarization voltage the memory has to be used
and the measurement is limited to 100 ms and thereafter the direction is sealed-in. The special
impedance measurement to control the polarization voltage is set separately and has only to cover
(with some margin) the impedance to fault that can cause the voltage reversal.
The evaluation of the directionality takes place in Directional impedance quadrilateral, including
series compensation (ZDSRDIR,21D) function. Equation 36 and equation 37 are used to classify
that the fault is in forward direction for phase-to-ground fault and phase-to-phase fault.
V 1AM
- AngDir < a n g < AngNeg Re s
IA
EQUATION2005 V2 EN-US (Equation 36)
228
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
V 1ABM
- AngDir < a n g < AngNeg Re s
I AB
EQUATION2007 V2 EN-US (Equation 37)
where:
AngDir is the setting for the lower boundary of the forward directional characteristic, by default set to 15 (=
-15 degrees) and
AngNegRes is the setting for the upper boundary of the forward directional characteristic, by default set to 115
degrees, see Figure 106.
V1AM is positive sequence memorized phase voltage in phase A
The setting of AngDir and AngNegRes is by default set to 15 (= -15) and 115 degrees respectively,
see Figure 106, and it should not be changed unless system studies have shown the necessity.
ZDSRDIR (21D) generates a binary coded signal on the output STDIR depending on the evaluation
where FWD_A=1 adds 1, REV_A=1 adds 2, FWD_B=1 adds 4.
AngNegRes
AngDir
R
en05000722_ansi.vsd
ANSI05000722 V1 EN-US
Figure 106: Setting angles for discrimination of forward and reverse fault
The reverse directional characteristic is equal to the forward characteristic rotated by 180
degrees.
229
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Phase-to-ground related signals are designated by AG, BG and CG. The phase-to-phase signals are
designated by AB, BC and CA.
Fulfillment of two different measuring conditions is necessary to obtain the one logical signal for
each separate measuring loop:
• Zone measuring condition, which follows the operating equations described above.
• Group functional input signal (PHSEL), as presented in figure 107.
Two types of function block, ZMCPDIS (21) and ZMCAPDIS (21), are used in the IED. ZMCPDIS (21) is
used for zone 1 and ZMCAPDIS (21) for zone 2 - 5.
The PHSEL input signal represents a connection of six different integer values from the phase
selection function within the IED, which are converted within the zone measuring function into
corresponding boolean expressions for each condition separately. It is connected to Phase
selection with load enchroachment, quadrilateral characteristic (FDPSPDIS, 21) function output
PHSELZ.
The internal input signal DIRCND is used to give condition for directionality for the distance
measuring zones. The signal contains binary coded information for both forward and reverse
direction. The zone measurement function filter out the relevant signals on the STDIR input
depending on the setting of OperationDir. It must be configured to the STDIR output on
Directional impedance quadrilateral, including series compensation (ZDSRDIR, 21D) function.
230
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
PUZMPP
OR
PHSEL
AND NDIR_AB
AB
NDIR_BC
BC AND
CA AND NDIR_CA
AND NDIR_A
AG
AND NDIR_B
BG
NDIR_C
CG AND
OR STNDPE
OR
LOVBZ PHPUND
OR AND
BLOCK
BLK
BLOCFUNC
ANSI99000557-1-en.vsd
ANSI99000557 V2 EN-US
NDIR_A
OR
NDIR_B
PU_A
AND
NIDR_C
NDIR_AB OR PU_B
AND
NDIR_BC
PU_C
NDIR_CA AND
OR
PICKUP
AND
OR
BLK
en00000488-1_ansi.vsd
ANSI00000488 V2 EN-US
231
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
NDIR_A
DIR_A AND
PU_ZMPG
OR
NDIR_B
DIR_B AND
NDIR_C OR PU_A
AND 0
DIR_C AND 15 ms
NDIR_AB
DIR_AB AND OR PU_B
AND 0
15 ms
NDIR_BC
DIR_BC AND
OR PU_C
NDIR_CA AND 0
AND 15 ms
DIR_CA
PU_ZMPP
OR
BLK
OR PICKUP
AND 0
15 ms
ANSI09000888-2-en.vsd
ANSI09000888 V2 EN-US
232
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
Timer tPP=enable
PUZMPP AND tPP
0-tPP AND
0
BLOCFUNC
OR OR
tPG
0-tPG
0 AND
Timer tPG=enable AND
PUZMPG
BLKTR AND 0 TRIP
15 ms
BLK OR
ANSI09000887-3-en.vsdx
ANSI09000887 V3 EN-US
Figure 110: Tripping logic for the distance protection zone one
SEMOD173239-2 v10
233
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
7.4.1 Identification
SEMOD154447-2 v2
S00346 V1 EN-US
The numerical mho line distance protection is an up to five (depending on product variant) zone
full scheme protection of short circuit and ground faults.
The zones have fully independent measuring and settings, which gives high flexibility for all types
of lines.
The IED can be used up to the highest voltage levels. It is suitable for the protection of heavily
loaded lines and multi-terminal lines where the requirement for tripping is one-, two- and/or
three-pole.
The independent measurement of impedance for each fault loop together with a sensitive and
reliable phase selection makes the function suitable in applications with single phase
autoreclosing.
234
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
jX
Operation area
IEC07000117-2-en.vsd
IEC07000117 V2 EN-US
The possibility to use the phase-to-ground quadrilateral impedance characteristic together with
the mho characteristic increases the possibility to overcome eventual lack of sensitivity of the
mho element due to the shaping of the curve at remote end faults.
The integrated control and monitoring functions offer effective solutions for operating and
monitoring all types of transmission and sub-transmission lines.
ZMHPDIS (21)
I3P* TRIP
V3P* TR_A
CURR_INP* TR_B
VOLT_INP* TR_C
POL_VOLT* TRPG
BLOCK TRPP
BLKZ PICKUP
BLKZMTD PU_A
BLKHSIR PU_B
BLKTRIP PU_C
BLKPG PHG_FLT
BLKPP PHPH_FLT
EXTNST PU_TIMER
INTRNST
DIRCND
PHSEL*
LDCND
ANSI06000423-2-en.vsd
ANSI06000423 V2 EN-US
235
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
PID-3552-INPUTSIGNALS v6
PID-3552-OUTPUTSIGNALS v6
236
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
PID-3552-SETTINGS v6
237
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
The execution of the different fault loops within the IED are of full scheme type, which means that
each fault loop for phase-to- ground faults and phase-to-phase faults are executed in parallel for
all zones.
The use of full scheme technique gives faster operation time compared to switched schemes
which mostly uses a phase selector element to select correct voltages and current depending on
fault type. So each distance protection zone performs like one independent distance protection
function with six measuring elements.
Each instance can be selected to be either forward or reverse with positive sequence polarized
mho characteristic; alternatively self polarized offset mho characteristics is also available. One
example of the operating characteristic is shown in Figure 113 A) where zone 5 is selected offset
mho.
The directional mho characteristic of Figure 113 B) has a dynamic expansion due to the source
impedance. Instead of mho characteristic crossing origin, which is only valid where the source
impedance is zero, the crossing point is moved to the coordinates of the negative source
impedance giving an expansion of the circle of Figure 113 B).
238
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
A B
jx X
Mho, zone4
Mho, zone2 R
Mho, zone1
Zs=Z1
Zs=2Z1
R
Offset mho, zone5
IEC09000143-3-en.vsd
IEC09000143 V3 EN-US
Figure 113: Mho, offset mho characteristic and the source impedance influence on the mho characteristic
The polarization quantities used for the mho circle are 100% memorized positive sequence
voltages. This will give a somewhat less dynamic expansion of the mho circle during faults than a
plain cross polarized characteristic. However, if the source impedance is high, the dynamic
expansion of the mho circle might lower the security of the function too much with high loading
and mild power swing conditions.
The mho distance element has a load encroachment function which cuts off a section of the
characteristic when enabled. The function is enabled by setting the setting parameter
LoadEnchMode to Enabled. Enabling of the load encroachment function increases the possibility
to detect high resistive faults without interfering with the load impedance. The algorithm for the
load encroachment is located in the Faulty phase identification with load encroachment for mho
function FMPSPDIS (21), where also the relevant settings can be found. Information about the load
encroachment from FMPSPDIS (21) to the zone measurement is given in binary format to the input
signal LDCND.
Each impedance zone can be switched OnEnabled and OffDisabled by the setting parameter
Operation.
Each zone can be set to Non-directional, Forward or Reverse by setting the parameter DirModeSel.
The operation for phase-to- ground and phase-to-phase fault can be individually switched Enabled
and Disabled by the setting parameter OpModePG and OpModePP.
For critical applications such as for lines with high SIRs as well as CVTs, it is possible to improve
the security by setting the parameter ReachMode to Underreach. In this mode the reach for faults
close to the zone reach is reduced by 20% and the filtering is also introduced to increase the
239
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
accuracy in the measuring. If the ReachMode is set to Overreach no reduction of the reach is
introduced and no extra filtering introduced. The latter setting is recommended for overreaching
pilot zone, zone 2 or zone 3 elements and reverse zone where overreaching on transients is not a
major issue either because of less likelihood of overreach with higher settings or the fact that
these elements do not initiate tripping unconditionally.
The offset Mho characteristic can be set in Non-directional, Forward or Reverse by the setting
parameter OffsetMhoDir. When Forward or Reverse is selected a directional line is introduced.
Information about the directional line is given from the directional element and given to the
measuring element as binary coded signal to the input DIRCND.
The zone reach for phase-to- ground fault and phase-to-phase fault is set individually in polar
coordinates.
The impedance is set by the parameters ZPG and ZPP and the corresponding angles by the
parameters ZAngPG and ZAngPP.
Compensation for ground-return path for faults involving ground is done by setting the parameter
KNMag and KNAng where KNMag is the magnitude of the ground-return path and KNAng is the
difference of angles between KNMag and ZPG.
Z0-Z1
KNMag =
3 × Z1
EQUATION1579 V1 EN-US (Equation 38)
KNAng = ang
( Z 0 - Z1
3 × Z1
)
EQUATION1807-ANSI V1 EN-US (Equation 39)
where
Z0 is the complex zero sequence impedance of the line in Ω/phase
Z1 is the complex positive sequence impedance of the line in Ω/phase
The phase-to-ground and phase-to-phase measuring loops can be time delayed individually by
setting the parameter tPG and tPP respectively. To release the time delay, the operation mode for
the timers, OpModetPG and OpModetPP, has to be set to On. This is also the case for
instantaneous operation.
The operate timers triggering input depends on the parameter ZnTimerSel setting. The parameter
ZnTimerSel can be set to:
240
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
measuring loops. Hence if any of the measuring loop status is high in both two inputs STCND
and LDCND, then the timers will be triggered. In case when LoadEnchMode is off then only
STCND enables the timer.
It is not recommended to use this timer setting for the Zone instance where
LoadEnchMode is off.
• External start: Phase-to-ground and phase-to-phase timers are triggered by the EXTNST input.
The activation of input signal BLKZ can be made by external fuse failure function or from the loss
of voltage check in the Mho supervision logic (ZSMGAPC). In both cases the output BLKZ in the
Mho supervision logic shall be connected to the input BLKZ in the Mho distance function block
(ZMHPDIS, 21)
The input signal BLKZMTD is activated during some ms after fault has been detected by ZSMGAPC
to avoid unwanted operations due to transients. It shall be connected to the BLKZMTD output
signal of ZSMGAPC function.
At SIR values >10, the use of electronic CVT might cause overreach due to the built-in resonance
circuit in the CVT, which reduce the secondary voltage for a while. The input BLKHSIR is connected
to the output signal HSIR on ZSMGAPC for increasing of the filtering and high SIR values. This is
valid only when permissive underreach scheme is selected by setting ReachMode=Underreach.
The mho algorithm is based on the phase comparison of an operating phasor and a polarizing
phasor. When the operating phasor leads the reference polarizing phasor by 90 degrees or more,
the function operates and gives a trip output.
Mho SEMOD154224-217 v5
The plain Mho circle has the characteristic as in Figure 114. The condition for deriving the angle β is
according to equation 40.
241
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
where
The polarized voltage consists of 100% memorized positive sequence voltage (VAB for phase A to
B fault). The memorized voltage will prevent collapse of the Mho circle for close in faults.
IAB·X
Vcomp=VAB - IAB × ZPP
I AB × ZPP
ß
V pol
V AB
IAB·R
en07000109_ansi.vsd
ANSI07000109 V1 EN-US
Figure 114: Simplified mho characteristic and vector diagram for phase A-to-B fault
The condition for operation at phase-to-phase fault is that the angle β between the two
compensated voltages Vcomp1 and Vcomp2 is greater than or equal to 90° (figure 115). The angle
will be 90° for fault location on the boundary of the circle.
The angle β for A-to-B fault can be defined according to equation 41.
242
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
æ ö
V -IAB × ZPP
b = arg ç ÷
è V -(-IAB × ZRevPP) ø
EQUATION1792-ANSI V1 EN-US (Equation 41)
where
ZRevPP is the positive sequence impedance setting for phase-to-phase fault in reverse direction
IABjX
V ·
Vcomp2 = V =IF·ZF =VAB
IABR
- I AB • Z Re vPP
en07000110_ansi.vsd
ANSI07000110 V1 EN-US
Figure 115: Simplified offset mho characteristic and voltage vectors for phase A-to-B fault.
Operation occurs if 90≤β≤270.
where
ArgDir is the setting parameter for directional line in fourth quadrant in the directional
element, ZDMRDIR (21D).
ArgNegRes is the setting parameter for directional line in second quadrant in the directional
element, ZDMRDIR (21D).
β is calculated according to equation
243
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
The directional information is brought to the mho distance measurement from the mho
directional element as binary coded information to the input DIRCND. See Directional impedance
element for mho characteristic (ZDMRDIR ,21D) for information about the mho directional
element.
IABjX
ZPP
VAB
ArgNegRes f
IAB
ArgDir
en07000111_ansi
ANSI07000111 V1 EN-US
Figure 116: Simplified offset mho characteristic in forward direction for phase A-to-B fault
The β is derived according to equation for the mho circle and φ is the angle between the voltage
and current.
244
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
ZPP
ArgNegRes
ϕ
IAB
ArgDir R
VAB
ZRevPP
en06000469_ansi.ep
ANSI06000469 V1 EN-US
Mho SEMOD154224-120 v5
The measuring of ground faults uses ground-return compensation applied in a conventional way.
The compensation voltage is derived by considering the influence from the ground-return path.
For a ground fault in phase A, the compensation voltage Vcomp can be derived, as shown in Figure
118.
245
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
where
Vpol is the polarizing voltage (memorized VA for Phase A-to- ground
fault)
Zloop is the loop impedance, which in general terms can be expressed
as
(
Z1+ZN = Z 1 × 1 + KN )
where
Z1 is the positive sequence impedance of the line (Ohm/phase)
The angle β between the Vcomp and the polarize voltage Vpol for a A-to-ground fault is
( )
b = arg é V A - I A + IN × KN × ZPE ù - arg(Vpol)
ë û
EQUATION1592 V1 EN-US (Equation 43)
where
VA is the phase voltage in faulty phase A
KN Z0-Z1
3 × Z1
the setting parameter for the zero sequence compensation
consisting of the magnitude KN and the angle KNAng.
Vpol is the 100% of positive sequence memorized voltage VA
246
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
IA·X
IA·ZN
V comp
I A • Z loop
IA·ZPE
Vpol
f
IA (Ref) IA·R
en06000472_ansi.vsd
ANSI06000472 V1 EN-US
Figure 118: Simplified offset mho characteristic and vector diagram for phase A-to-ground
fault
Operation occurs if 90≤β≤270.
The condition for operation at phase-to-ground fault is that the angle β between the two
compensated voltages Vcomp1 and Vcomp2 is greater or equal to 90° see figure 119. The angle will
be 90° for fault location on the boundary of the circle.
247
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
IAB•jX
V comp1 = VA - IA • ZPE
IA • ZPE
VA
V comp2 = VA - (-IA • ZRevPE)
I AB • R
- IA • Z RevPe
en 06000465_ansi. vsd
ANSI06000465 V1 EN-US
Figure 119: Simplified offset mho characteristic and voltage vector for phase A-to-ground
fault
Operation occurs if 90≤β≤270.
where
ArgDir is the setting parameter for directional line in fourth quadrant in the directional
element, ZDMRDIR (21D).
ArgNegRes is the setting parameter for directional line in second quadrant in the directional
element, ZDMRDIR (21D).
β is calculated according to equation
248
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
IA jX
VA
ArgNegRes f
IA IA·R
ArgDir
en 06000466_ansi.vsd
ANSI06000466 V1 EN-US
Figure 120: Simplified characteristic for offset mho in forward direction for A-to-ground fault
The conditions for operation of offset mho in reverse direction for A-to-ground fault is 90≤β≤270
and 180°-Argdir≤φ≤ArgNegRes+180°.
The β is derived according to equation for the offset mho circle and φ is the angle between the
voltage and current.
249
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
ZPE
ArgNegRes
ϕ
IA
ArgDir R
VA
ZRevPE
en06000470_ansi.ep
ANSI06000470 V1 EN-US
Figure 121: Simplified characteristic for offset mho in reverse direction for A-to-ground fault
Phase-to-ground related signals are designated by AG, BG and CG. The phase-to-phase signals are
designated by AB, BC and CA.
Fulfillment of two different measuring conditions is necessary to obtain the one logical signal for
each separate measuring loop:
• Zone measuring condition, which follows the operating equations described above.
• Group functional input signal (PHSEL), as presented in figure 122.
The ZMHPDIS (21) function block is used in the IED for each zone.
The PHSEL input signal represents a connection of six different integer values from Phase
selection with load encroachment function FMPSPDIS (21) within the IED, which are converted
within the zone measuring function into corresponding boolean expressions for each condition
separately. Input signal PHSEL is connected from FMPSPDIS (21) function output signal PHSCND.
250
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
The input signal DIRCND is used to give condition for directionality for the distance measuring
zones. The signal contains binary coded information for both forward and reverse direction. The
zone measurement function filters out the relevant signals depending on the setting of the
parameter DirMode. Input signal DIRCND must be configured to the STDIRCND output signal on
ZDMRDIR (21D) function.
OffsetMhoDir=
Non-directional
AND AND
DirMode=Offset
PHSEL T
AND F
AND
LoadEnchMode=
On/Off
LDCND
T
True F
AND Release
DIRCND
OffsetMhoDir=
Forward/Reverse
AND
DirMode=
Forward/Reverse
BLKZ
BLOCK OR
ANSI11000216-1-en.vsd
ANSI11000216 V1 EN-US
Results of the directional measurement enter the logic circuits when the zone operates in
directional (forward or reverse) mode, as shown in figure 122.
251
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Release PHG_FLT
OR
AND
PU_AG PU_A
OR
AND
PU_BG
AND
PU_CG
PU_B
OR
AND
PU_AB
AND
PU_BC
PU_C
OR
AND
PU_CA
PICKUP
OR
PHPH_FLT
OR
ANSI11000217-1-en.vsd
ANSI11000217 V1 EN-US
Timer tPP=On
AND 0-tPP
PHPH_FLT 0
OR
Timer tPG=On
AND 0-tPG
PHG_FLT 0
TR_A
PU_A AND
TR_B
PU_B AND
TR_C
PU_C AND
ANSI11000218-2-en.vsd
ANSI11000218 V2 EN-US
252
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
Zone timer logic for the distance protection is symbolically presented in figure 125.
STPE
BLOCK
TRPE
&
tON
& ³1 t
Internal
a
a=b
start b STTIMER
&
Internal
a
a<b
start b
tON
³1 t && TRPP
&
STPP
ZnTimerSel
FALSE 1 timers seperated
³1 2 timers linked
internalCommonStart
3 internal start
phSelStart 4 start from phSel
externalCommonStart
5 external start
IEC12000463-3-en.vsd
IEC12000463 V2 EN-US
SEMOD173242-2 v13
253
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
7.5.1 Identification
SEMOD154542-2 v2
S00346 V1 EN-US
S00346 V1 EN-US
The line distance protection is an up to five (depending on product variant) zone full scheme
protection function with three fault loops for phase-to-ground fault for each of the independent
zones. Individual settings for each zone resistive and reactive reach give flexibility for use on
overhead lines and cables of different types and lengths.
The Full-scheme distance protection, quadrilateral for earth fault functions have functionality for
load encroachment, which increases the possibility to detect high resistive faults on heavily loaded
lines , see Figure 126.
254
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
Forward
operation
Reverse
operation
en05000034.vsd
IEC05000034 V1 EN-US
Figure 126: Typical quadrilateral distance protection zone with Phase selection, quadrilateral
characteristic with settable angle function FRPSPDIS (21) activated
The independent measurement of impedance for each fault loop together with a sensitive and
reliable built in phase selection makes the function suitable in applications with single phase auto-
reclosing.
Built-in adaptive load compensation algorithm prevents overreaching of zone1 at load exporting
end at phase to ground faults on heavily loaded power lines.
The distance protection zones can operate, independent of each other, in directional (forward or
reverse) or non-directional mode. This makes them suitable, together with different
communication schemes, for the protection of power lines and cables in complex network
configurations, such as parallel lines, multi-terminal lines.
ZMMPDIS (21)
I3P* TRIP
V3P* TR_A
BLOCK TR_B
BLKZ TR_C
BLKTR PICKUP
PHSEL PU_A
DIRCND PU_B
PU_C
PHPUND
ANSI06000454-2-en.vsd
ANSI06000454 V2 EN-US
255
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
ZMMAPDIS (21)
I3P* TRIP
V3P* TR_A
BLOCK TR_B
BLKZ TR_C
BLKTR PICKUP
PHSEL PU_A
DIRCND PU_B
PU_C
PHPUND
ANSI09000947-1-en.vsd
ANSI09000947 V1 EN-US
7.5.4 Signals
PID-3645-INPUTSIGNALS v5
PID-3645-OUTPUTSIGNALS v5
256
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
PID-3640-INPUTSIGNALS v5
PID-3640-OUTPUTSIGNALS v5
7.5.5 Settings
PID-3645-SETTINGS v5
257
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
PID-3640-SETTINGS v5
258
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
The different fault loops within the IED are operating in parallel in the same principle as a full
scheme measurement.
Figure 129 presents an outline of the different measuring loops for the basic five, impedance-
measuring zones l.
en07000080_ansi.vsd
ANSI07000080 V1 EN-US
Figure 129: The different measuring loops at line-ground fault and phase-phase fault.
The distance measuring zone include three impedance measuring loops; one fault loop for each
phase.
The distance measuring zone will essentially operate according to the non-directional impedance
characteristics presented in Figure 130. The characteristic is illustrated with the full loop reach.
259
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
X (Ohm/loop)
X0-X1
Xn =
3
X1+Xn R0-R1
Rn =
3
jn jn
R (Ohm/loop)
RFPG RFPG
X1+Xn
ANSI05000661-3-en.vsd
ANSI05000661 V3 EN-US
Figure 130: Characteristic for the phase-to-ground measuring loops, ohm/loop domain.
The fault loop reach may also be presented as in Figure 131.
IA R1 + j X1
Phase-to-ground
VA
element
Phase-to-ground
fault in phase A RFPG
(Arc + tower
resistance)
0
IN (R0-R1)/3 +
j (X0-X1)/3 ) en06000412_ansi.vsd
ANSI06000412 V1 EN-US
The zone may be set to operate in , , Disabled or direction through the setting OperationDir. The
result from respective set value is illustrated in Figure 132. The impedance reach is symmetric, in
the sense that it is conform for forward and reverse direction. Therefore, all reach settings apply
to both directions.
260
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
X X X
R R R
IEC05000182-2-en.vsdx
IEC05000182 V2 EN-US
The operation of the distance measuring zone is blocked if the magnitude of input currents fall
below certain threshold values.
The phase-to-ground loop AG (BG or CG) is blocked if IA (IB or IC) < IMinPUPG.
For zone 1 with load compensation feature the additional criterion applies, that all phase-to-
ground loops will be blocked when IN < IMinOpIR, regardless of the phase currents.
IA (IB or IC) is the RMS value of the current in phase IA (IB or IC). IN is the RMS value of the vector
sum of the three phase currents, that is, residual current 3I0.
Both current limits IMinPUPG and IMinOpIR are automatically reduced to 75% of
regular set values if the zone is set to operate in reverse direction, that is, =.
Fault loop equations use the complex values of voltage, current, and changes in the current.
Apparent impedances are calculated and compared with the set limits.
Here V and I represent the corresponding voltage and current phasors in the respective phase A, B
or C.
261
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
VA
Z app =
IA + I N × KN
EQUATION1811-ANSI V1 EN-US (Equation 45)
Where:
VA, IA and IN are the phase voltage, phase current and residual current present to the IED
KN is defined as:
Z 0 - Z1
KN =
3 × Z1
EQUATION-2105 V2 EN-US
Z 0 = R 0 + jX 0
EQUATION2106 V2 EN-US
Z 1 = R1 + jX 1
EQUATION2107 V2 EN-US
Where
R0 is setting of the resistive zero sequence reach
X0 is setting of the reactive zero sequence reach
R1 is setting of the resistive positive sequence reach
X1 is setting of the reactive positive sequence reach
Here IN is a phasor of the residual current in IED point. This results in the same reach along the line
for all types of faults.
The apparent impedance is considered as an impedance loop with resistance R and reactance X.
The formula given in equation 45 is only valid for no loaded radial feeder applications. When load is
considered in the case of single phase-to-ground fault, conventional distance protection might
overreach at exporting end and underreach at importing end. IED has an adaptive load
compensation which increases the security in such applications.
Measuring elements receive current and voltage information from the A/D converter. The check
sums are calculated and compared, and the information is distributed into memory locations. For
each of the six supervised fault loops, sampled values of voltage (V), current (I), and changes in
current between samples (DI) are brought from the input memory and fed to a recursive Fourier
filter.
The filter provides two orthogonal values for each input. These values are related to the loop
impedance according to equation 46,
262
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
X Di
V =R× i + ×
w0 Dt
EQUATION1547 V1 EN-US (Equation 46)
X D Re (I )
Re (V ) = R × Re (I ) + ×
w0 Dt
EQUATION1548 V1 EN-US (Equation 47)
X D Im (I )
Im (V ) = R × Im (I ) + ×
w0 Dt
EQUATION1549 V1 EN-US (Equation 48)
with
w0 = 2 × p × f 0
EQUATION356 V1 EN-US (Equation 49)
where:
Re designates the real component of current and voltage,
Im designates the imaginary component of current and voltage and
f0 designates the rated system frequency
The algorithm calculates Rm measured resistance from the equation for the real value of the
voltage and substitute it in the equation for the imaginary part. The equation for the Xm measured
reactance can then be solved. The final result is equal to:
The calculated Rm and Xm values are updated each sample and compared with the set zone reach.
The adaptive tripping counter counts the number of permissive tripping results. This effectively
removes any influence of errors introduced by the capacitive voltage transformers or by other
factors.
263
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
The directional evaluations are performed simultaneously in both forward and reverse directions,
and in all six fault loops. Positive sequence voltage and a phase locked positive sequence memory
voltage are used as a reference. This ensures unlimited directional sensitivity for faults close to
the IED point.
The evaluation of the directionality takes place in the Directional impedance element for mho
characteristic ZDMRDIR (21D) function. Equation 52 is used to classify that the fault is in forward
direction for line-to-ground fault.
0.85 × V 1A + 0.15 × V 1 AM
- AngDir < Ang < AngNeg Re s
IA
EQUATION1618 V1 EN-US (Equation 52)
where:
AngDir is the setting for the lower boundary of the forward directional characteristic, by default set to 15 (=
-15 degrees) and
AngNegRes is the setting for the upper boundary of the forward directional characteristic, by default set to 115
degrees, see figure 133.
V1A is positive sequence phase voltage in phase A
The setting of AngDir and AngNegRes is by default set to 15 (= -15) and 115 degrees respectively
(see figure 133) and it should not be changed unless system studies have shown the necessity.
ZDMRDIR (21D) gives a binary coded signal on the output STDIRCND depending on the evaluation
where FWD_A=1 adds 1, REV_A=1 adds 2, FWD_B=1 adds 4 etc.
264
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
AngNegRes
AngDir
R
en05000722_ansi.vsd
ANSI05000722 V1 EN-US
Figure 133: Setting angles for discrimination of forward and reverse fault
The reverse directional characteristic is equal to the forward characteristic rotated by 180
degrees.
The polarizing voltage is available as long as the positive-sequence voltage exceeds 5% of the set
base voltage VBase. So the directional element can use it for all unsymmetrical faults including
close-in faults.
For close-in three-phase faults, the V1AM memory voltage, based on the same positive sequence
voltage, ensures correct directional discrimination.
The memory voltage is used for 100 ms or until the positive sequence voltage is restored.
• If the current is still above the set value of the minimum operating current (between 10 and
30% of the set IED rated current IBase), the condition seals in.
• If the fault has caused tripping, the trip endures.
• If the fault was detected in the reverse direction, the measuring element in the reverse
direction remains in operation.
• If the current decreases below the minimum operating value, the memory resets until the
positive sequence voltage exceeds 10% of its rated value.
265
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Fulfillment of two different measuring conditions is necessary to obtain the one logical signal for
each separate measuring loop:
• Zone measuring condition, which follows the operating equations described above.
• Group functional input signal (PHSEL), as presented in figure 134.
The PHSEL input signal represents a connection of six different integer values from the phase
selection function within the IED, which are converted within the zone measuring function into
corresponding boolean expressions for each condition separately. It is connected to the Phase
selection with load enchroachment, quadrilateral characteristic (FDPSPDIS,21) function output
STCNDZ.
The input signal DIRCND is used to give condition for directionality for the distance measuring
zones. The signal contains binary coded information for both forward and reverse direction. The
zone measurement function filter out the relevant signals on the DIRCND input depending on the
setting of the parameter OperationDir. It shall be configured to the DIRCND output on the
Directional impedance element for mho characteristic (ZDMRDIR,21D) function.
PHSEL
AND NDIR_A
AG
AND NDIR_B
BG
NDIR_C
CG AND
OR NDIR_G
OR
LOVBZ PHPUND
OR AND
BLOCK
BLK
en06000408_ansi.vsd
ANSI06000408 V1 EN-US
266
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
NDIR_A PU_A
AND 0
15 ms
NDIR_B
PU_B
AND 0
15 ms
NDIR_C PU_C
AND 0
15 ms
AND 0 PICKUP
OR 15 ms
BLK
en06000409_ansi.vsd
ANSI06000409 V1 EN-US
NDIR_A
DIR_A AND
OR PU_2MPG
NDIR_B &
DIR_B AND
NDIR_C PU_A
& 0
DIR_C AND 15 ms
0
PU_B
&
15 ms
PU_C
& 0
15 ms
BLK
OR 0
PICKUP
&
15 ms
en07000081_ansi.vsd
ANSI07000081 V1 EN-US
267
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Timer tPG=Enable
AND 0-tPG
PUZMPG 0
TRIP
BLKTR AND 0
15 ms
TR_A
PU_A AND
TR_B
PU_B AND
TR_C
PU_C AND
en07000082_ansi.vsd
ANSI07000082 V1 EN-US
Figure 137: Tripping logic for the distance protection zone one
268
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
7.6.1 Identification
SEMOD155886-2 v2
S00346 V1 EN-US
GUID-39299546-12A2-4D9D-86D0-A33F423944E4 v2
S00346 V1 EN-US
ZDMRDIR (21D)
I3P* DIR_CURR
V3P* DIR_VOLT
DIR_POL
PUFW
PUREV
STDIRCND
ANSI06000422-2-en.vsd
ANSI06000422 V2 EN-US
ZDARDIR
I3P* FWD_G
V3P* REV_G
I3PPOL* DIREFCND
DIRCND
ANSI06000425-2-en.vsd
ANSI06000425 V2 EN-US
269
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
7.6.4 Signals
PID-3546-INPUTSIGNALS v6
PID-3546-OUTPUTSIGNALS v6
PID-3564-INPUTSIGNALS v6
PID-3564-OUTPUTSIGNALS v6
270
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
7.6.5 Settings
PID-3546-SETTINGS v6
PID-3564-SETTINGS v6
271
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
7.6.7.1 Directional impedance element for mho characteristic ZDMRDIR (21D) SEMOD154817-5 v7
The evaluation of the directionality takes place in Directional impedance element for mho
characteristic (ZDMRDIR ,21D). Equation 53 and equation 54 are used to classify that the fault is in
the forward direction for phase-to-ground fault and phase-to-phase fault respectively.
0.85 × V 1A + 0.15 × V 1 AM
- AngDir < Ang < AngNeg Re s
IA
EQUATION1618 V1 EN-US (Equation 53)
272
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
Where:
AngDir Setting for the lower boundary of the forward directional characteristic, by
default set to 15 (= -15 degrees)
AngNegRes Setting for the upper boundary of the forward directional characteristic, by
default set to 115 degrees, see figure 140 for mho characteristics.
V1A Positive sequence phase voltage in phase A
V1AM Positive sequence memorized phase voltage in phase A
IA Phase current in phase A
V1AB Voltage difference between phase A and B (B lagging A)
V1ABM Memorized voltage difference between phase A and B (B lagging A)
IAB Current difference between phase A and B (B lagging A)
The default settings for AngDir and AngNegRes are 15 (= -15) and 115 degrees respectively (see
figure 140) and they should not be changed unless system studies show the necessity.
If one sets DirEvalType to Comparator (which is recommended when using the mho characteristic)
then the directional lines are computed by means of a comparator-type calculation, meaning that
the directional lines are based on mho-circles (of infinite radius). The default setting value
Impedance otherwise means that the directional lines are implemented based on an impedance
calculation equivalent to the one used for the quadrilateral impedance characteristics.
X
Zset reach point
AngNegRes
-AngDir R
-Zs
en06000416_ansi.vsd
ANSI06000416 V1 EN-US
273
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
The reverse directional characteristic is equal to the forward characteristic rotated by 180
degrees.
The code built up for release of the measuring fault loops is as follows: STDIRCND = AN*1 + BN*2 +
CN*4 + AB*8 + BC*16 + CA*32
Example: If only ANpickup, the value is 1, if pickup in AN and CN are detected, the value is 1+4=5.
The polarizing voltage is available as long as the positive-sequence voltage exceeds 5% of the set
base voltage VBase, thus the directional element can use it for all unsymmetrical faults including
close-in faults.
For close-in three-phase faults, the V1AM memory voltage, based on the same positive sequence
voltage, ensures correct directional discrimination.
The memory voltage is used for 100ms or until the positive sequence voltage is restored. After
100ms, the following occurs:
• If the current is still above the set value of the minimum operating current the condition seals
in.
• If the fault has caused tripping, the trip continues.
• If the fault was detected in the reverse direction, the measuring element in the reverse
direction remains in operation.
• If the current decreases below the minimum operate value, no directional indications will be
given until the positive sequence voltage exceeds 10% of its rated value.
The Directional impedance element for mho characteristic (ZDMRDIR ,21D) function has the
following output signals:
The STDIRCND output provides an integer signal that depends on the evaluation and is derived
from a binary coded signal as follows:
The PUFW output is a logical signal with value 1 or 0. It is made up as an OR-function of all the
forward starting conditions, that is, FWD_A, FWD_B, FWD_C, FWD_AB, FWD_BC and RWD_CA. The
PUREV output is similar to the PUFW output, the only difference being that it is made up as an OR-
function of all the reverse starting conditions, that is, REV_A, REV_B, REV_C. REV_AB, REV_BC and
REV_CA.
274
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
• The greatest amount of expansion for improved resistive coverage. These elements always
expand back to the source.
• Memory action for all fault types. This is very important for close-in three-phase faults.
• A common polarizing reference for all six distance-measuring loops. This is important for
single-pole tripping, during a pole-open period.
There are however some situations that can cause security problems like reverse phase to phase
faults and double phase-to-ground faults during high load periods. To solve these, additional
directional element is used.
For phase-to-ground faults, directional elements using sequence components are very reliable for
directional discrimination. The directional element can be based on one of following types of
polarization:
• Zero-sequence voltage
• Negative-sequence voltage
• Zero-sequence current
These additional directional criteria are evaluated in the Additional distance protection directional
function for ground faults (ZDARDIR).
Zero-sequence voltage polarization is utilizing the phase relation between the zero-sequence
voltage and the zero-sequence current at the location of the protection. The measurement
principle is illustrated in figure 141.
- 3V 0
AngleOp
AngleRCA
3I0
en06000417_ansi.vsd
ANSI06000417 V1 EN-US
Figure 141: Principle for zero-sequence voltage polarized additional directional element
Negative-sequence voltage polarization is utilizing the phase relation between the negative-
sequence voltage and the negative-sequence current at the location of the protection.
Zero-sequence current polarization is utilizing the phase relation between the zero-sequence
current at the location of the protection and some reference zero-sequence current, for example,
the current in the neutral of a power transformer.
275
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Z0 SA I0 I0
Z0 Line Z0SB
Characteristic
angle
V0 V0
K*I0
V0 + K*I0
IF
en06000418_ansi.vsd
ANSI06000418 V1 EN-US
These polarization quantities, voltage and current, are stabilized against minimum polarizing
voltage (UPOL>) and current (IPOL>). That means if polarizing voltage is greater than UPOL>
setting, and if polarizing current is greater than IPol>, then only they are used for direction
determination.
Normal
directional Release of distance
element measuring element
A, B, C A, B, C
AND
Additional
directional AND per
element phase
en06000419_ansi.vsd
ANSI06000419 V1 EN-US
7.7.1 Identification
GUID-030C086A-8301-481E-BA0A-6550A9C1482E v2
276
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
The Mho impedance supervision logic (ZSMGAPC) includes features for fault inception detection
and high SIR detection. It also includes the functionality for loss of potential logic as well as for the
pilot channel blocking scheme.
ZSMGAPC
I3P* BLKZMTD
V3P* BLKCHST
BLOCK CHSTOP
REVSTART HSIR
BLOCKCS
CBOPEN
ANSI06000426-2-en.vsd
ANSI06000426 V2 EN-US
7.7.4 Signals
PID-3554-INPUTSIGNALS v7
PID-3554-OUTPUTSIGNALS v6
277
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
7.7.5 Settings
PID-3554-SETTINGS v7
The aim for the fault inception detector is to quickly detect that a fault has occurred in the system.
The fault detector detects a fault when there is a sufficient change in at least one current and at
the same time there is a sufficient change in at least one voltage. A change is defined roughly by
the difference between the present instantaneous value and the one from one power system cycle
before. The change is sufficient if it exceeds the related threshold value. DeltaI and DeltaV for
phase currents and voltages. Delta3I0 and Delta3V0 for residual current and voltage.
If the setting is set to Enabled in blocking scheme and the fault inception function has detected a
system fault, a block signal BLKCHST is issued and send to remote end in order to block the
overreaching zones. Different criteria has to be fulfilled for sending the BLKCHST signal:
278
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
If it is later detected that it was an internal fault that made the function issue the BLKCHST signal,
the function issues a CHSTOP signal to unblock the remote end. The criteria that have to be fulfilled
for this are:
1. The function has to be in pilot mode, that is, the setting has to be set to Enabled
2. The carrier send signal should be blocked, that is, input signal BLOCKCS is On and,
3. A reverse fault should not have been detected while the carrier send signal was not blocked,
that is, input REVSTART should not have been activated before BLOCKCS.
If loss of voltage is detected, but not a fault inception, the distance protection function is blocked.
This is also the case if a fuse failure is detected by the external fuse failure function and activate
the input FUSEFAIL. Those blocks are generated by activating the output BLKZ, which are
connected to the input BLKZ on the distance Mho function block.
During fault inception a lot of transients are developed which in turn might cause the distance
function to overreach. The Mho supervision logic (ZSMGAPC) increases the filtering during the
most transient period of the fault. This is done by activating the output BLKZMTD, which is
connected to the input BLKZMTD on mho distance function block.
The SIR function calculates the SIR value as the source impedance divided by the setting Zreach
and activates the output signal HSIR if the calculated value for any of the six basic shunt faults
exceed the setting . The HSIR signal is intended to block the delta based mho impedance function.
7.8.1 Identification
SEMOD155879-2 v3
S00346 V1 EN-US
279
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
The ability to accurately and reliably classify different types of fault so that single phase tripping
and autoreclosing can be used plays an important roll in today's power systems.
The phase selection function is design to accurately select the proper fault loop(s) in the distance
function dependent on the fault type.
The heavy load transfer that is common in many transmission networks may in some cases
interfere with the distance protection zone reach and cause unwanted operation. Therefore the
function has a built in algorithm for load encroachment, which gives the possibility to enlarge the
resistive setting of the measuring zones without interfering with the load.
The output signals from the phase selection function produce important information about faulty
phase(s), which can be used for fault analysis as well.
FMPSPDIS
I3P* PU_A
V3P* PU_B
BLOCK PU_C
ZSTART PHG_FLT
TR3PH PHSCND
1POLEAR PLECND
DLECND
PICKUP
ANSI06000429-2-en.vsd
ANSI06000429 V2 EN-US
7.8.4 Signals
PID-3541-INPUTSIGNALS v7
280
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
PID-3541-OUTPUTSIGNALS v7
7.8.5 Settings
PID-3541-SETTINGS v7
281
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Faulty phase identification with load encroachment for mho (FMPSPDIS, 21) function can be
decomposed into six different parts:
The aim of the delta based phase selector is to provide very fast and reliable phase selection for
releasing of tripping from the high speed Mho measuring element and is essential to Directional
Comparison Blocking scheme (DCB), which uses Power Line Carrier (PLC) communication system
along the protected line.
The current and voltage samples for each phase passes through a notch filter that filters out the
fundamental components. Under steady state load conditions or when no fault is present, the
output of the filter is zero or close to zero. When a fault occurs, currents and voltages change
resulting in sudden changes in the currents and voltages resulting in non-fundamental waveforms
being introduced on the line. At this point the notch filter produces significant non-zero output.
The filter output is processed by the delta function. The algorithm uses an adaptive relationship
between phases to determine if a fault has occurred, and determines the faulty phases.
The current and voltage delta based phase selector gives a real output signal if the following
criterion is fulfilled (only phase A shown):
Max(ΔVA,ΔVB,ΔVC)>DeltaVMinOp
Max(ΔIA,ΔIB,ΔIC)>DeltaIMinOp
where:
ΔVA, ΔVB and ΔVC are the voltage change between sample t and sample t-1
DeltaVMinOp and are the minimum harmonic level settings for the voltage and
DeltaIMinOp current filters to decide that a fault has occurred. A slow evolving
fault may not produce sufficient harmonics to detect the fault;
however, in such a case speed is no longer the issue and the
sequence components phase selector will operate.
282
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
The delta voltages ΔVA(B,C) and delta current ΔIA(B,C) are the voltage and current between
sample t and sample t-1.
The delta phase selector employs adaptive techniques to determine the fault type. The logic
determines the fault type by summing up all phase values and dividing by the largest value. Both
voltages and currents are filtered out and evaluated. The condition for fault type classification for
the voltages and currents can be expressed as:
The output signal is 1 for single phase-to-ground fault, 2 for phase-to-phase fault and 3 for three-
phase fault. At this point the filter does not know if ground was involved or not.
Typically there are induced harmonics in the non-faulted lines that will affect the result. This
method allows for a significant tolerance in the evaluation of FaultType over its entire range.
When a single phase-to-ground fault has been detected, the logic determines the largest quantity,
and asserts that phase. If phase-to-phase fault is detected, the two largest phase quantities will
be detected and asserted as outputs.
The faults detected by the delta based phase selector are coordinated in a separate block.
Different phases of faults may be detected at slightly different times due to differences in the
angles of incidence of fault on the wave shape. Therefore the output is forced to wait a certain
time by means of a timer. If the timer expires, and a fault is detected in one phase only, the fault is
deemed as phase-to-ground. This way a premature single phase-to-ground fault detection is not
released for a phase-to-phase fault. If, however, ground current is detected before the timer
expires, the phase-to-ground fault is released sooner.
If another phase picks up during the time delay, the wait time is reduced by a certain amount. Each
detection of either phase-to-ground or additional phases further reduce the initial time delay and
allow the delta phase selector output to be faster. There is no time delay if all three phases are
faulty.
The delta function is released if the input DELTAREL is activated at the same time as input
DELTABLK is not activated. Activating the DELTABLK input blocks the delta function. The release
283
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
signal has an internal pulse timer of 100 ms. When the DELTAREL signal has disappeared the delta
logic is reset. In order not to get too abrupt change, the reset is decayed in pre-defined steps.
The complementary based zero-sequence current function evaluates the presence of ground fault
by calculating the 3I0 and comparing the result with the setting parameter INRelPE. The output
signal is used to release the ground-fault loop. It is a complement to the ground-fault signal built-
in in the sequence based phase selector. The condition for releasing the phase-to-ground loop is
as follows:
The output from this detection is used to release the ground-fault loop.
|3I0|>maxIph × INRelPE
where:
|3I0| is the magnitude of the zero sequence current 3I0
The ground-fault loop is also released if the evaluation of the zero sequence current by the main
sequence function meets the following conditions:
|3I0|>IBase × 0.5
|3I0|>maxIph ×INRelPG
284
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
where:
maxIph is the maximal current magnitude found in any of the three phases
INRelPG is the setting of 3I0 limit for release of phase-to-ground measuring loop in % of
IBase
IBase is the global setting of the base current (A)
In systems where the source impedance for zero sequence is high the change of zero sequence
current may not be significant and the above detection may fail. In those cases the detection
enters the second level, with evaluation of zero and negative sequence voltage. The release of the
ground-fault loops can then be achieved if all of the following conditions are fulfilled:
|3V0|>|V2| × 0.5
|3V0|>V1| × 0.2
and
3I0<0.1 × IBase
or
3I0<maxIph × INRelPG
where:
3V0 is the magnitude of the zero sequence voltage
V2 is the magnitude of the negative sequence voltage at the relay measuring point
k5 is design parameter
ILmax is the maximal phase current
IMinOp is the setting of minimum operate phase current in % of IBase
285
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
ANSI06000383-3-en.vsd
ANSI06000383 V3 EN-US
|V1|>V1MinOP
|V2|>V2MinOp
where:
V1MinOP and V2MinOp are the setting parameters for positive sequence and negative
sequence minimum operate voltages
If there is a three-phase fault, there will not be any release of the individual phase signals, even if
the general conditions for V2 and V1 are fulfilled.
The condition 1 determines faulty phase at single phase-to-ground fault by evaluating the angle
between V2 and I0.
286
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
80°
BG sector CG sector
V2A
(Ref)
200°
AG sector
320°
en06000384_ansi.vsd
ANSI06000384 V1 EN-US
Figure 147: Condition 1: Definition of faulty phase sector as angle between V2 and I0
The angle is calculated in a directional function block and gives the angle in radians as input to the
V2 and I0 function block. The input angle is released only if the fault is in forward direction. This is
done by the directional element. The fault is classified as forward direction if the angle between V0
and I0 lies between 20 to 200 degrees, see figure 148.
Forward 20°
200° Reverse
en06000385.vsd
IEC06000385 V1 EN-US
Figure 148: Directional element used to release the measured angle between Vo and I0
The input radians are summarized with an offset angle and the result evaluated. If the angle is
within the boundaries for a specific sector, the phase indication for that sector will be active see
figure 147. Only one sector signal is allowed to be activated at the same time.
The sector function for condition 1 has an internal release signal which is active if the main
sequence function has classified the angle between V0 and I0 as valid. The following conditions
must be fulfilled for activating the release signals:
|V2|>V2MinOp
|3I0|>maxIph · INRelPG
287
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
where:
V2 and IN are the magnitude of the negative sequence voltage and zero-
sequence current (3I0)
The angle difference is phase shifted by 180 degrees if the fault is in reverse direction.
The condition 2 looks at the angle relationship between the negative sequence voltage V2 and the
positive sequence voltage V1. Since this is a phase-to-phase voltage relationship, there is no need
for shifting phases if the fault is in reverse direction. A phase shift is introduced so that the fault
sectors will have the same angle boarders as for condition 1. If the calculated angle between V2
and V1 lies within one sector, the corresponding phase for that sector will be activated. The
condition 2 is released if both the following conditions are fulfilled:
|V2|>V2MinOp
|V1|>V1MinOp
where:
|V1| and |V2| are the magnitude of the positive and negative sequence voltages.
V1MinOP and V2MinOP are the setting parameters for positive sequence and negative sequence
minimum operating voltages.
140°
CG sector
20°
V1A
(Ref)
AG sector
BG sector
260° en06000413_ansi.vsd
ANSI06000413 V1 EN-US
288
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
The sequence phase selector is blocked when ground is not involved or if a three-phase fault is
detected.
|V1|V1Level
and
|I1|>I1LowLevel
or
|I1|>IMaxLoad
where:
V1| and |I1| are the positive sequence voltage and current magnitude
V1Level , are the setting of limits for positive sequence voltage and current
I1LowLevel
IMaxLoad is the setting of the maximum load current
The output signal for detection of three-phase fault is only released if not ground fault and phase-
to-phase fault in the main sequence function is detected.
The conditions for not detecting ground fault are the inverse of equation 5 to 10.
The condition for not detecting phase-to-phase faults is determined by three conditions. Each of
them gives condition for not detecting phase-to-phase fault. Those are:
1:
ground fault is detected
or
|3I0|> 0.05 · IBase
and
|3I0|>maxIph ·INRelPG
2:
phase-to-ground and phase-to-phase faults are not fulfilled
and
maxIph<0.1 · IBase
and
Table continues on next page
289
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
|I2|<0.1 · maxIph
3:
|3I0|>maxIph · 3I0BLK_PP
or
|I2|<maxIph · I2ILmax
where:
maxIph is the maximum of the phase currents IA, IB and IC
INRelPG is the setting parameter for 3I0 limit for release of phase-to-ground
fault loops
|I2| is the magnitude of the negative sequence current
I2ILmax is the setting parameter for the relation between negative sequence
current to the maximum phase current in percent of IBase
3I0BLK_PP is the setting parameter for 3I0 limit for blocking phase to phase
measuring loops
a a>b FaultPriority
DeltaIA then c=a c Adaptive release
b else c=a dependent on result
from Delta logic
DeltaVA
Sequence based
function a<b
a
AB fault
then c=b c
OR b else c=a OR
AG fault
3 Phase fault
PU_A
IA Valid &
BLOCK
en06000386_ansi.vsd
ANSI06000386 V1 EN-US
290
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
phase identification with load encroachment for mho (FMPSPDIS, 21) function but the influence on
the zone measurement can be switched Enabled/Disabledin the respective impedance measuring
function.
The outline of the characteristic is presented in figure 151. As illustrated, the resistive reach in
forward and reverse direction and the angle of the sector is the same in all four quadrants. The
reach for the phase selector will be reduced by the load encroachment function, as shown in figure
151.
Blinder
Blinder provides a mean to discriminate high load from a fault. The operating characteristic is
illustrated in figure 151. There are six individual measuring loops with the blinder functionality.
Three phase-to-ground loops which estimate the impedance according to
Zn = Vph / Iph
The start operations from respective loop are binary coded into one word and provides an output
signal PLECND.
X jX
RLd
LdAngle LdAngle
R
LdAngle LdAngle R
RLd
Operation area
en06000414_ansi.vsd
ANSI06000414 V1 EN-US
Outputs SEMOD153832-327 v7
The output of the sequence components based phase selector and the delta logic phase selector
activates the output signals PU_A, PU_B and PU_C. If a ground fault is detected the signal
PHG_FLT gets activated.
The phase selector also gives binary coded signals that are connected to the zone measuring
element for opening the correct measuring loop(s). This is done by the signal PHSCND. If only one
phase is started (A, B or C), the corresponding phase-to-ground element is enabled. PHG_FLT is
expected to be made available for two-phase and three-phase faults for the correct output to be
selected. The fault loop is indicated by one of the decimal numbers below.
291
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
The output PHSCND provides release information from the phase selection part only. DLECND
provides release information from the load encroachment part only. PLECND provides release
information from the phase selection part and the load encroachment part combined, that is, both
parts have to issue a release at the same time (this signal is normally not used in the zone
measuring element). In these signals, each fault type has an associated value, which represents
the corresponding zone measuring loop to be released. The values are presented in table 164.
0= no faulted phases
1= AG
2= BG
3= CG
4= -ABG
5= -BCG
6= -CAG
7= -ABCG
8= -AB
9= -BC
10= -CA
11= ABC
An additional logic is applied to handle the cases when phase-to-ground outputs are to be
asserted when the ground input G is not asserted.
The output signal PLECND is activated when the load encroachment is operating.
PLECNDis connected to the input STCND for selected quadrilateral impedance measuring zones to
be blocked. The signal must be connected to the input LDCND for selected mho impedance
measuring zones .
The load encroachment at the measuring zone must be activated to release the
blocking from the load encroachment function.
292
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
7.9.1 Identification
GUID-420DD49A-C65B-4F04-B317-9558DCCE7A52 v1
S00346 V1 EN-US
S00346 V1 EN-US
GUID-119120A5-8600-44C6-9C85-81136DBBE280 v1
The line distance protection is up to five zone full scheme protection with three fault loops for
phase-to-phase faults and three fault loops for phase-to-ground fault for each of the independent
zones. Individual settings for each zone in resistive and reactive reach gives flexibility for use as
back-up protection for transformer connected to overhead lines and cables of different types and
lengths.
ZMRPDIS (21) together with Phase selection, quadrilateral characteristic with settable angle
FRPSPDIS (21) has functionality for load encroachment, which increases the possibility to detect
high resistive faults on heavily loaded lines, as shown in figure 152.
293
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Forward
operation
Reverse
operation
en05000034.vsd
IEC05000034 V1 EN-US
Figure 152: Typical quadrilateral distance protection zone with Phase selection, quadrilateral
characteristic with settable angle function FRPSPDIS (21) activated
The independent measurement of impedance for each fault loop together with a sensitive and
reliable built-in phase selection makes the function suitable in applications with single pole
tripping and autoreclosing.
Built-in adaptive load compensation algorithm prevents overreaching of zone 1 at load exporting
end at phase-to-ground faults on heavily loaded power lines.
The distance protection zones can operate, independent of each other, in directional (forward or
reverse) or non-directional mode. This makes them suitable, together with different
communication schemes, for the protection of power lines and cables in complex network
configurations, such as parallel lines, multi-terminal lines and so on.
ZMRPDIS (21)
I3P* TRIP
V3P* TR_A
BLOCK TR_B
BLKZ TR_C
BLKTR RI
PHSEL BFI_A
DIRCND BFI_B
PU_C
PHPUND
ANSI08000248-1-en.vsd
ANSI08000248 V1 EN-US
294
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
ZMRAPDIS (21)
I3P* TRIP
V3P* TR_A
BLOCK TR_B
BLKZ TR_C
BLKTR BFI
PHSEL PU_A
DIRCND BFI_B
PU_C
PHPUND
ANSI08000290_1_en.vsd
ANSI08000290 V1 EN-US
ZDRDI R (21D)
I3P* STDI RCND
V3P*
ANSI10000007-1-en.vsdx
ANSI10000007 V1 EN-US
7.9.4 Signals
PID-3649-INPUTSIGNALS v5
PID-3649-OUTPUTSIGNALS v5
295
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
PID-3648-INPUTSIGNALS v5
PID-3648-OUTPUTSIGNALS v5
PID-726-INPUTSIGNALS v3
PID-726-OUTPUTSIGNALS v3
296
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
7.9.5 Settings
PID-3649-SETTINGS v5
297
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
PID-3648-SETTINGS v5
298
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
PID-3545-SETTINGS v5
The execution of the different fault loops within the IED are of full scheme type, which means that
each fault loop for phase-to-ground faults and phase-to-phase faults for forward and reverse
faults are executed in parallel.
Figure 155 presents an outline of the different measuring loops for up to five, impedance-
measuring zones. There are 3 to 5 zones depending on product type and variant.
ANSI05000458-2-en.vsd
ANSI05000458 V2 EN-US
Figure 155: The different measuring loops at phase-to-ground fault and phase-to-phase
fault.
The use of full scheme technique gives faster operation time compared to switched schemes
which mostly uses a pickup of an overreaching element to select correct voltages and current
depending on fault type. Each distance protection zone performs like one independent distance
protection IED with six measuring elements.
299
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
The distance measuring zone includes six impedance measuring loops; three intended for phase-
to-ground faults, and three intended for phase-to-phase as well as, three-phase faults.
The distance measuring zone will essentially operate according to the non-directional impedance
characteristics presented in figure 156 and figure 157. The phase-to-ground characteristic is
illustrated with the full loop reach while the phase-to-phase characteristic presents the per phase
reach.
X (Ohm/loop)
X0-X1
Xn =
3
X1+Xn R0-R1
Rn =
3
jn jn
R (Ohm/loop)
RFPG RFPG
X1+Xn
ANSI05000661-3-en.vsd
ANSI05000661 V3 EN-US
300
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
X (Ohm/phase)
j j
R (Ohm/phase)
RFPP RFPP
2 2
X1PP
301
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Ip R1 + j X1
Phase-to-ground
VA
element
Phase-to-ground
fault in phase A RFPG
(Arc + tower
resistance)
0
IN (R0-R1)/3 +
j (X0-X1)/3 )
IA R1 + j X1 Phase-to-phase
VA element A-B
Phase-to-phase
fault in phase A-B RFPP
IB
VB (Arc resistance)
R1 + j X1
IA R1 + j X1 0.5·RFPP Phase-to-phase
VA element A-C
Three-phase
fault
IC
VC
R1 + j X1 0.5·RFPP
ANSI05000181_2_en.vsd
ANSI05000181 V2 EN-US
Regarding the illustration of three-phase fault in figure 158, there is of course fault current flowing
also in the third phase during a three-phase fault. The illustration merely reflects the loop
measurement, which is made phase-to-phase.
The zone can be set to operate in Non-directional, Forward or Reverse direction through the
setting OperationDir. The result from respective set value is illustrated in figure 159. The
impedance reach is symmetric, in the sense that it conforms for forward and reverse direction.
Therefore, all reach settings apply to both directions.
302
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
X X X
R R R
IEC05000182-2-en.vsdx
IEC05000182 V2 EN-US
The operation of Distance measuring zones, quadrilateral characteristic (ZMRPDIS, 21) is blocked if
the magnitude of input currents fall below certain threshold values.
The phase-to-ground loop AG (BG or CG) is blocked if IA (IB or IC) < IMinPUPG.
For zone 1 with load compensation feature the additional criterion applies, that all phase-to-
ground loops can be blocked when IN < IMinOpIR, regardless of the phase currents.
IA (IB or IC) is the RMS value of the current in phase IA (IB or IC). IN is the RMS value of the vector
sum of the three-phase currents, that is residual current 3I0.
The phase-to-phase loop AB (BC or CA) is blocked if IAB (BC or CA)< IMinPUPP.
All three current limits IMinPUPG, IMinOpIR and IMinPUPP are automatically
reduced to 75% of regular set values if the zone is set to operate in reverse
direction, that is OperationDir=Reverse
Fault loop equations use the complex values of voltage, current, and changes in the current.
Apparent impedances are calculated and compared with the set limits. The apparent impedances
at phase-to-phase faults follow equation 57 (example for a phase A to phase B fault).
VA - VB
Zapp =
IA - IB
EQUATION1545 V1 EN-US (Equation 57)
303
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Here V and I represent the corresponding voltage and current phasors in the respective phase Ln
(n = 1, 2, 3)
V_A
Z app =
I _ A + IN × KN
EQUATION1546 V1 EN-US (Equation 58)
Where:
V_A, I_A and IN are the phase voltage, phase current and residual current present to the IED
KN
is defined as:
Z 0 - Z1
KN =
3 × Z1
EQUATION-2105 V2 EN-US
Z 0 = R 0 + jX 0
EQUATION2106 V2 EN-US
Z 1 = R1 + jX 1
EQUATION2107 V2 EN-US
Where
R0 is setting of the resistive zero sequence reach
X0 is setting of the reactive zero sequence reach
R1 is setting of the resistive positive sequence reach
X1 is setting of the reactive positive sequence reach
Here IN is a phasor of the residual current in IED point. This results in the same reach along the line
for all types of faults.
The apparent impedance is considered as an impedance loop with resistance R and reactance X.
The formula given in equation 58 is only valid for radial feeder application without load. When load
is considered in the case of single phase-to-ground fault, conventional distance protection might
overreach at exporting end and underreach at importing end. The IED has an adaptive load
compensation which increases the security in such applications.
Measuring elements receive current and voltage information from the A/D converter. The check
sums are calculated and compared, and the information is distributed into memory locations. For
each of the six supervised fault loops, sampled values of voltage (V), current (I), and changes in
304
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
current between samples (DI) are brought from the input memory and fed to a recursive Fourier
filter.
The filter provides two orthogonal values for each input. These values are related to the loop
impedance according to equation 59,
X Di
V =R× i + ×
w0 Dt
EQUATION1547 V1 EN-US (Equation 59)
X D Re (I )
Re (V ) = R × Re (I ) + ×
w0 Dt
EQUATION1548 V1 EN-US (Equation 60)
X D Im (I )
Im (V ) = R × Im (I ) + ×
w0 Dt
EQUATION1549 V1 EN-US (Equation 61)
with
w0 = 2 × p × f 0
EQUATION356 V1 EN-US (Equation 62)
where:
Re designates the real component of current and voltage,
Im designates the imaginary component of current and voltage and
f0 designates the rated system frequency
The algorithm calculates Rm measured resistance from the equation for the real value of the
voltage and substitutes it in the equation for the imaginary part. The equation for the Xm
measured reactance can then be solved. The final result is equal to:
305
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
The calculated Rm and Xm values are updated each sample and compared with the set zone reach.
The adaptive tripping counter counts the number of permissive tripping results. This effectively
removes any influence of errors introduced by the capacitive voltage transformers or by other
factors.
The directional evaluations are performed simultaneously in both forward and reverse directions,
and in all six fault loops. Positive sequence voltage and a phase locked positive sequence memory
voltage are used as a reference. This ensures unlimited directional sensitivity for faults close to
the IED point.
The evaluation of the directionality takes place in Directional impedance quadrilateral function
ZDRDIR (21D). Equation 65 and equation 66 are used to classify that the fault is in forward
direction for phase-to-ground fault and phase-to-phase fault.
where:
AngDir is the setting for the lower boundary of the forward directional characteristic, by default set to 15 (=
-15 degrees) and
AngNegRes is the setting for the upper boundary of the forward directional characteristic, by default set to 115
degrees, see figure 160.
V1A is positive sequence phase voltage in phase A
The setting of AngDir and AngNegRes is by default set to 15 (= -15) and 115 degrees respectively
(as shown in figure 160). It should not be changed unless system studies have shown the
necessity.
ZDRDIR gives binary coded directional information per measuring loop on the output STDIRCND.
STDIR= FWD_A*1+FWD_B*2+FWD_C*4+FWD_AB*8+
+FWD_BC*16+FWD_CA*32+REV_A*64+REV_B*128+REV_C*256+
+REV_AB*512+REV_BC*1024+REV_CA*2048
306
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
AngNegRes
AngDir
R
en05000722_ansi.vsd
ANSI05000722 V1 EN-US
Figure 160: Setting angles for discrimination of forward and reverse fault in Directional
impedance quadrilateral function ZDRDIR (21D)
The reverse directional characteristic is equal to the forward characteristic rotated by 180
degrees.
The polarizing voltage is available as long as the positive sequence voltage exceeds 5% of the set
base voltage VBase. So the directional element can use it for all unsymmetrical faults including
close-in faults.
For close-in three-phase faults, the V1AM memory voltage, based on the same positive sequence
voltage, ensures correct directional discrimination.
The memory voltage is used for 100 ms or until the positive sequence voltage is restored.
• If the current is still above the set value of the minimum operating current (between 10 and
30% of the set IED rated current IBase), the condition seals in.
• If the fault has caused tripping, the trip endures.
• If the fault was detected in the reverse direction, the measuring element in the reverse
direction remains in operation.
• If the current decreases below the minimum operating value, the memory resets until the
positive sequence voltage exceeds 10% of its rated value.
307
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Phase-to-ground related signals are designated by AG, BG and CG.. The phase-to-phase signals are
designated by AB, BC and CA.
Fulfillment of two different measuring conditions is necessary to obtain the one logical signal for
each separate measuring loop:
• Zone measuring condition, which follows the operating equations described above.
• Group functional input signal (PHSEL), as presented in figure 77.
The PHSEL input signal represents a connection of six different integer values from Phase
selection with load encroachment, quadrilateral characteristic function FRPSPDIS (21) within the
IED, which are converted within the zone measuring function into corresponding boolean
expressions for each condition separately. Input signal PHSEL is connected to FRPSPDIS (21)
function output STCNDZ.
The input signal DIRCND is used to give condition for directionality for the distance measuring
zones. The signal contains binary coded information for both forward and reverse direction. The
zone measurement function filter out the relevant signals depending on the setting of the
parameter OperationDir. It must be configured to the STDIRCND output on directional function
ZDRDIR (21D) function.
PUZMPP
OR
PHSEL
AND NDIR_AB
AB
NDIR_BC
BC AND
CA AND NDIR_CA
AND NDIR_A
AG
AND NDIR_B
BG
NDIR_C
CG AND
OR STNDPE
OR
LOVBZ PHPUND
OR AND
BLOCK
BLK
BLOCFUNC
ANSI99000557-1-en.vsd
ANSI99000557 V2 EN-US
Figure 161: Conditioning by a group functional input signal PHSEL, external start condition
308
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
Composition of the phase pickup signals for a case, when the zone operates in a non-directional
mode, is presented in figure 78.
NDIR_A
OR
NDIR_B
PU_A
AND 0
NIDR_C 15ms
NDIR_AB OR PU_B
AND 0
15ms
NDIR_BC
PU_C
NDIR_CA AND 0
OR 15ms
PICKUP
AND 0
OR 15ms
BLK
ANSI09000889-1-en.vsd
ANSI09000889 V1 EN-US
NDIR_A
DIR_A AND
PU_ZMPG
OR
NDIR_B
DIR_B AND
NDIR_C OR PU_A
AND 0
DIR_C AND 15 ms
NDIR_AB
DIR_AB AND OR PU_B
AND 0
15 ms
NDIR_BC
DIR_BC AND
OR PU_C
NDIR_CA AND 0
AND 15 ms
DIR_CA
PU_ZMPP
OR
BLK
OR PICKUP
AND 0
15 ms
ANSI09000888-2-en.vsd
ANSI09000888 V2 EN-US
309
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Timer tPP=enable
PUZMPP AND tPP
0-tPP AND
0
BLOCFUNC
OR OR
tPG
0-tPG
0 AND
Timer tPG=enable AND
PUZMPG
BLKTR AND 0 TRIP
15 ms
BLK OR
ANSI09000887-3-en.vsdx
ANSI09000887 V3 EN-US
310
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
7.10.1 Identification
GUID-07DB9506-656C-4E5F-A043-3DAA624313C7 v2
SYMBOL-DD V1 EN-US
The ability to accurately and reliably classify the different types of fault, so that single pole
tripping and autoreclosing can be used plays an important role in today's power systems. Phase
selection, quadrilateral characteristic with settable angle FRPSPDIS (21) is designed to accurately
select the proper fault loop in the distance function dependent on the fault type.
The heavy load transfer that is common in many transmission networks may make fault resistance
coverage difficult to achieve. Therefore, FRPSPDIS (21) has a built-in algorithm for load
encroachment, which gives the possibility to enlarge the resistive setting of both the phase
selection and the measuring zones without interfering with the load.
The extensive output signals from the phase selection gives also important information about
faulty phase(s) which can be used for fault analysis.
A current-based phase selection is also included. The measuring elements continuously measure
three phase currents and the residual current and, compare them with the set values.
311
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
FRPSPDIS (21)
I3P* TRIP
V3P* BFI
BLOCK FWD_A
DIRCND FWD_B
FWD_C
FWD_G
REV_A
REV_B
REV_C
REV_G
NDIR_A
NDIR_B
NDIR_C
NDIR_G
FWD_1PH
FWD_2PH
FWD_3PH
PHG_FLT
PHPH_FLT
PHSELZ
DLECND
ANSI08000430-2-en.vsd
ANSI08000430 V2 EN-US
7.10.4 Signals
PID-3643-INPUTSIGNALS v5
PID-3643-OUTPUTSIGNALS v5
312
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
7.10.5 Settings
PID-3643-SETTINGS v5
313
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
The basic impedance algorithm for the operation of the phase selection measuring elements is the
same as for the distance zone measuring function. Phase selection, quadrilateral characteristic
with settable angle (FRPSPDIS, 21) includes six impedance measuring loops; three intended for
phase-to-ground faults, and three intended for phase-to-phase as well as for three-phase faults.
The difference, compared to the distance zone measuring function, is in the combination of the
measuring quantities (currents and voltages) for different types of faults.
The characteristic is basically non-directional, but FRPSPDIS (21) uses information from the
directional function ZDRDIR to discriminate whether the fault is in forward or reverse direction.
• Residual current criteria, that is, separation of faults with and without ground connection
• Regular quadrilateral impedance characteristic
• Load encroachment characteristics is always active but can be switched off by selecting a
high setting.
The PHSELI output is non-directional. The directionality is determined by the distance zones
directional function ZDRDIR.
There are output from FRPSPDIS (21) that indicate whether a pickup is in forward or reverse
direction or non-directional, for example FWD_A, REV_A and NDIR_A.
314
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
These directional indications are based on the sector boundaries of the directional function and
the impedance setting of FRPSPDIS (21) function. Their operating characteristics are illustrated in
figure 166.
X X X
60°
60° R
R R
60° 60°
en05000668_ansi.vsd
ANSI05000668 V1 EN-US
Figure 166: Characteristics for non-directional, forward and reverse operation of Phase
selection, quadrilateral characteristic with settable angle (FRPSPDIS, 21)
The setting of the load encroachment function may influence the total operating characteristic,
for more information, refer to section "Load encroachment".
The input DIRCND contains binary coded information about the directional coming from the
directional function ZDRDIR (21D). It shall be connected to the STDIR output on ZDRDIR (21D). This
information is also transferred to the input DIRCND on the distance measuring zones, that is, the
ZMRPDIS (21) block.
STDIR= FWD_A*1+FWD_B*4+FWD_C*16+FWD_AB*64+
+FWD_BC*256+FWD_CA*1024+REV_A*2+REV_B*8+REV_C*32+
+REV_AB*128+REV_BC*512+REV_CA*2048
If the binary information is 1 then it will be considered that we have pickup in forward direction in
phase A. If the binary code is 3 then we have pickup in forward direction in phase A and B etc.
The or PHSEL output contains, in a similar way as DIRCND, binary coded information, in this case
information about the condition for opening correct fault loop in the distance measuring element.
It shall be connected to the PHSEL input on the ZMRPDIS distance measuring zones (21) block.
The code built up for release of the measuring fault loops is as follows:
PHSEL = AG*1+BG*2+CG*4+AB*8+BC*16+CA*32
315
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Index PHS in images and equations reference settings for Phase selection,
quadrilateral characteristic with settable angle (FRPSPDIS, 21).
VA( B , C )
ZPHSn =
IA( B , C )
EQUATION1554 V1 EN-US (Equation 67)
where:
n corresponds to the particular phase (n=1, 2 or 3)
The characteristic for FRPSPDIS (21) function at phase-to-ground fault is according to figure 167.
The characteristic has a settable angle for the resistive boundary in the first quadrant of 70°.
The resistance RN and reactance XN are the impedance in the ground-return path defined
according to equation 70 and equation 71.
R 0 PE - R1PE
RN =
3
EQUATION-2125 V1 EN-US (Equation 68)
R0 - R1
RN =
3
EQUATION1256 V1 EN-US (Equation 68)
X 0 - X1
XN =
3
EQUATION1257 V1 EN-US (Equation 69)
316
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
X (ohm/loop)
R1PE+RN
RFRvPE RFFwPE
X1+XN
RFFwPE
RFRvPE R (Ohm/loop)
X1+XN
RFRvPE RFFwPE
R1PE+RN
IEC09000633-1-en.vsd
IEC09000633 V1 EN-US
Figure 167: Characteristic of FRPSPDIS (21) for phase to fault (directional lines are drawn as
"line-dot-dot-line")
Besides this, the 3I0 residual current must fulfil the conditions according to equation 70 and
equation 71.
3 × I0 ³ 0.5 × IMinOpPE
EQUATION2108 V1 EN-US (Equation 70)
3I 0 Enable _ PG
3 × I0 ³ × Iph max
100
EQUATION1812-ANSI V1 EN-US (Equation 71)
where:
IMinOpPE is the minimum operation current for forward zones
3I0Enable_PG is the setting for the minimum residual current needed to enable operation in the phase-to-ground
fault loops (in %).
Iphmax is the maximum phase current in any of three phases.
317
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
For a phase-to-phase fault, the measured impedance by FRPSPDIS (21) is according to equation 72.
Vm - Vn
ZPHS =
-2 × In
EQUATION1813-ANSI V1 EN-US (Equation 72)
Vm is the leading phase voltage, Vn the lagging phase voltage and In the phase current in the
lagging phase n.
X (ohm/phase)
0.5·FRvPP
R1PP 0.5·RFFwPP
X1
0.5·RFFwPP
R (ohm/phase)
0.5·RFRvPP
X1
R1PP
0.5·RFRvPP 0.5·RFFwPP
IEC09000634-1-en.vsd
IEC09000634 V1 EN-US
Figure 168: The operation characteristic for FRPSPDIS (21) at phase-to-phase fault
(directional lines are drawn as "line-dot-dot-line")
In the same way as the condition for phase-to-ground fault, there are current conditions that have
to be fulfilled in order to release the phase-to-phase loop. Those are according to equation 73 or
equation 74.
3I 0 < 3I 0Enable _ PG
EQUATION1814-ANSI V1 EN-US (Equation 73)
318
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
3I 0 < 3I 0BLK _ PP
EQUATION1815-ANSI V1 EN-US (Equation 74)
where:
3I0Enable_PG is the minimum operation current for forward ground measuring loops,
3I0BLK_PP is 3I0 limit for blocking phase-to-phase measuring loop and
The operation conditions for three-phase faults are the same as for phase-to-phase fault, that is
equation 72, equation 73 and equation 74 are used to release the operation of the function.
However, the reach is expanded by a factor 2/√3 (approximately 1.1547) in all directions. At the
same time the characteristic is rotated 30 degrees, counter-clockwise. The characteristic is shown
in figure 169.
X (ohm/phase)
4 × X1PP
3
0.5·RFFwPP·K3
X1·K3 30 deg 2
RFwPP ×
3
R (ohm/phase)
0.5·RFRvPP·K3
K3 = 2 / sqrt(3)
30 deg
IEC09000635-1-en.vsd
IEC09000635 V2 EN-US
Figure 169: The characteristic of FRPSPDIS (21) for three-phase fault (set angle 70°)
319
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Each of the six measuring loops has its own load encroachment characteristic based on the
corresponding loop impedance. The load encroachment functionality is always active, but can be
switched off by selecting a high setting.
The outline of the characteristic is presented in figure 171. As illustrated, the resistive blinders are
set individually in forward and reverse direction while the angle of the sector is the same in all four
quadrants.
RLdFwd
LdAngle LdAngle
R
LdAngle LdAngle
RLdRev
en05000196_ansi.vsd
ANSI05000196 V1 EN-US
When output signal PHSELI is selected, the operation characteristic will be as in figure 171. The
reach will in this case be limit by the minimum operation current and the distance measuring
zones.
320
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
X X
R R
PHSELZ DLECND
ANSI10000099-1-en.vsd
ANSI10000099 V1 EN-US
Figure 171: Difference in operating characteristic depending on operation mode when load
encroachment is activated
When FRPSPDIS (21) is set to operate together with a distance measuring zone the resultant
operate characteristic could look like in figure 172. The figure shows a distance measuring zone
operating in forward direction. Thus, the operating area of the zone together with the load
encroachment is highlighted in black.
321
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
"Phase selection"
"quadrilateral" zone
Load encroachment
characteristic
Directional line
en05000673.vsd
IEC05000673 V1 EN-US
322
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
X (W / phase)
Phase selection
”Quadrilateral” zone
R (W / phase)
IEC09000049-1-en.vsd
IEC09000049 V1 EN-US
Figure 173: Operating characteristic for FRPSPDIS (21) in forward direction for three-phase
fault, ohm/phase domain
The result from rotation of the load characteristic at a fault between two phases is presented in
fig 174. Since the load characteristic is based on the same measurement as the quadrilateral
characteristic, it will rotate with the quadrilateral characteristic clockwise by 30 degrees when
subject to a pure phase-to-phase fault. At the same time the characteristic will "shrink" by 2/√3,
from the full RLdFw and RLdRv reach, which is valid at load or three-phase fault.
323
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
IEC08000437.vsd
IEC08000437 V1 EN-US
Figure 174: Rotation of load characteristic for a fault between two phases
There is a gain in selectivity by using the same measurement as for the quadrilateral characteristic
since not all phase-to-phase loops will be fully affected by a fault between two phases. It should
also provide better fault resistive coverage in quadrant one. The relative loss of fault resistive
coverage in quadrant four should not be a problem even for applications on series compensated
lines.
The operation of Phase selection, quadrilateral characteristic with settable angle (FRPSPDIS, 21) is
blocked if the magnitude of input currents falls below certain threshold values.
The phase-to-ground loop n is blocked if In<IMinPUPG, where In is the RMS value of the current in
phase n (A or B or C).
Figure 175 presents schematically the creation of the phase-to-phase and phase-to-ground
operating conditions. Consider only the corresponding part of measuring and logic circuits, when
only a phase-to-ground or phase-to-phase measurement is available within the IED.
324
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
21 enable
AND
LDEblock
0 STPG
AND
3 I 0 Enable _ PG 15ms
3I 0 Iphmax
100 Bool to AND
DLECND
BLOCK integer
Figure 176 presents schematically the composition of non-directional phase selective signals
NDIR_A (B or C). Internal signals ZMn and ZMmn (m and n change between A, B and C according to
the phase) represent the fulfilled operating criteria for each separate loop measuring element,
that is within the characteristic.
325
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
INDIR_A
INDIR_B
INDIR_C
0
PHSEL_G
OR
15 ms
IRELPG
LDEblockA
I_A AND
OR PHSEL_A
ZMA OR 0
LDEblockB 15 ms
I_B AND
OR
ZMB PHSEL_B
LDEblockC OR 0
I_C AND 15 ms
OR
ZMC
LDEblockAB PHSEL_C
I_A & I_B AND OR 0
OR 15 ms
ZMAB
LDEblockBC
I_B & I_C AND INDIR_AB
OR
ZMBC INDIR_BC
LDEblockCA
I_C & I_A AND
OR INDIR_CA
ZMCA
IRELPP
0 PHSEL_PP
OR
15 ms
ANSI00000545-5-en.vsd
ANSI00000545 V5 EN-US
Figure 177 presents additionally a composition of a PHSELZ output signal, which is created on the
basis of impedance measuring conditions. This signal can be configured to PHSEL functional input
signals of the distance protection zone and this way influence the operation of the phase-to-phase
and phase-to-ground zone measuring elements and their phase related pickup and tripping
signals.
326
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
INDIR_A
AND
DRV_A
INDIR_AB
REV_A
AND OR 0
DRV_AB 15 ms
INDIR_CA
AND
DRV_CA
REV_G
OR 0
INDIR_B 15 ms
AND
DRV_B
INDIR_AB
REV_B
AND OR 0
15 ms
INDIR_BC INDIR_A
AND INDIR_B
DRV_BC
INDIR_C Bool to PHSELZ
INDIR_C INDIR_AB integer
AND INDIR_BC
DRV_C INDIR_CA
INDIR_BC
0
REV_C
AND OR
15 ms
INDIR_CA
AND REV_PP
OR 0
15 ms
ANSI00000546-3-en.vsd
ANSI00000546 V3 EN-US
327
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
AND
INDIR_A
AND FWD_IPH
DFW_A AND OR 15 ms 0
0 15 ms
INDIR_AB
0 FWD_A
AND OR
DFW_AB 15 ms
INDIR_CA
AND
AND
DFW_CA
0 FWD_G
INDIR_B OR
15 ms
AND
DFW_B
AND
INDIR_AB 0 FWD_B
AND OR 15 ms
INDIR_BC 15 ms 0 FWD_2PH
AND OR
AND 0 15 ms
DFW_BC
INDIR_C
AND AND
DFW_C FWD_C
0
INDIR_BC 15 ms
AND OR
INDIR_CA 0 FWD_3PH
AND
AND 15 ms
FWD_PP
OR 0
15 ms
ANSI05000201-3-en.vsd
ANSI05000201 V3 EN-US
328
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
TimerPP=Disabled
tPP
AND AND
t
TRIP
OR OR
tPE
TimerPE=Disabled
t
AND AND
STNDPP
STFWPP OR
STRVPP
RI
OR
STNDPE
STFWPE OR
STRVPE
ANSI08000441 1-1-en.vsd
ANSI08000441-1 V1 EN-US
329
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
S00346 V1 EN-US
The ZMFPDIS function is a six zone full scheme protection with three fault loops for phase-to-
phase faults and three fault loops for phase-to-ground faults for each of the independent zones,
which makes the function suitable in applications with single-phase autoreclosing.
In each measurement zone, ZMFPDIS function is designed with the flexibility to operate in either
quadrilateral or mho characteristic mode for separate phase-to-earth or phase-to-phase loops.
330
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
The zones can operate independently of each other. Zones 3 to 5 in directional (forward or reverse)
or non-directional mode. Zone1 and zone2 are designed to measure in forward direction only,
while one zone (ZRV) is designed to measure in the reverse direction. This makes them suitable,
together with a communication scheme, for protection of power lines and cables in complex
network configurations, such as parallel lines, multi-terminal lines, and so on.
A built-in adaptive load compensation algorithm prevents overreaching of the distance zones in
the load exporting end during phase-to-ground faults on heavily loaded power lines. It also
reduces underreach in the importing end.
The ZMFPDIS function block itself incorporates a phase-selection element and a directional
element, contrary to previous designs in the 600-series, where these elements were represented
with separate function-blocks.
The operation of the phase-selection element is primarily based on current change criteria (i.e.
delta quantities), with significantly increased dependability. Naturally, there is also a phase
selection criterion operating in parallel which bases its operation only on voltage and current
phasors.
The directional element utilizes a set of well-established quantities to provide fast and correct
directional decision during various power system operating conditions, including close-in three-
phase faults, simultaneous faults and faults with only zero-sequence in-feed.
331
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
ZMFPDIS (21)
I3P* TRIP
V3P* TRZ1
BLOCK TR_A_Z1
LOVBZ TR_B_Z1
BLKZ1 TR_C_Z1
BLKZ2 TRZ2
BLKZ3 TR_A_Z2
BLKZ4 TR_B_Z2
BLKZ5 TR_C_Z2
BLKZRV TRZ3
BLKTRZ1 TRZ4
BLKTRZ2 TRZ5
BLKTRZ3 TRZRV
BLKTRZ4 BFI_3P
BLKTRZ5 PU_Z1
BLKTRZRV PU_ND_Z1
PU_Z2
PU_A_Z2
PU_B_Z2
PU_C_Z2
PU_ND_Z2
PU_Z3
PU_ND_Z3
PU_Z4
PU_ND_Z4
PU_Z5
STND_Z5
PU_ZRV
PU_A_RV
PU_B_RV
PU_C_RV
STNDRV
PHPUN D
NDIR_A
NDIR_B
NDIR_C
FWD_A
FWD_B
FWD_C
FWD_G
REV_A
REV_B
REV_C
REV_G
FWD_1PH
FWD_2PH
FWD_3PH
PHG_FLT
PHPH_FLT
ANSI11000433-3-en.vsdx
ANSI11000433 V3 EN-US
332
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
7.11.4 Signals
PID-6564-INPUTSIGNALS v2
PID-6564-OUTPUTSIGNALS v2
333
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
334
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
7.11.5 Settings
PID-6564-SETTINGS v2
335
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
336
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
337
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
338
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
339
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
340
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
Settings, input and output names are sometimes mentioned in the following text
without its zone suffix (i.e. BLKZx instead of BLKZ3) when the description is equally
valid for all zones.
Practically all voltage, current and impedance quantities used within the ZMFPDIS function are
derived from fundamental frequency phasors filtered by a half cycle filter.
The phasor filter is frequency adaptive in the sense that its coefficients are changed based on the
estimated power system frequency.
A half cycle filter will not be able to reject both even and odd harmonics. So, while odd harmonics
will be completely attenuated, accuracy will be affected by even harmonics. Even harmonics will
not cause the distance zones to overreach however; instead there will be a slightly variable
underreach, on average in the same order as the magnitude ratio between the harmonic and
fundamental component.
The execution of the different fault loops within the IED are of full scheme type, which means that
ground fault loop for phase-to-ground faults and phase-to-phase faults for forward and reverse
faults are executed in parallel.
Figure 181 presents an outline of the different measuring loops for the six distance zones.
341
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
ANSI05000458-2-en.vsd
ANSI05000458 V2 EN-US
Figure 181: The different measuring loops at phase-to-ground fault and phase-to-phase fault
Each distance protection zone performs like one independent distance protection function with
six measuring elements.
Transients from CVTs may have a significant impact on the transient overreach of a distance
protection. At the same time these transients can be very diverse in nature from one type to the
other; in fact, more diverse than can be distinguished by the algorithm itself in the course of a few
milliseconds. So, a setting (CVTtype) is introduced in order to inform the algorithm about the type
of CVT applied and thus providing the advantage of knowing how performance should be
optimized, even during the first turbulent milliseconds of the fault period.
There are two types of CVTs from the function point of view, the passive and the active type,
which refers to the type of ferro-resonance suppression device that is employed. The active type
requires more rigorous filtering which will have a negative impact on operate times. However, this
will be evident primarily at higher source impedance ratios (SIRs), SIR 5 and above, or close to the
reach limit.
The IEC 60044-5 transient classification is of little or no use in relation to this. It is not primarily
the damping of transients that is important; it is the frequency content of the transients that is
decisive, i.e. how difficult it is to filter out the specific frequency. So, even if two CVTs, one passive
and the other active type, comply with the same transient class, the active type requires more
extensive filtering in order to avoid transient overreach.
To avoid overreach and at the same time achieve fast operate times, a supplementary circular
characteristic is implemented. A circular characteristic exists for every measuring loop and
quadrilateral/mho characteristic. There are no specific reach settings for this circular zone. It uses
the normal quadrilateral/mho zone settings to determine a reach that will be appropriate. This
implies that the circular characteristic will always have somewhat shorter reach than the
quadrilateral/mho zone.
The operation of the phase-selection element is primarily based on current change criteria (i.e.
delta quantities) with significantly increased dependability. To handle this, there is also a phase
selection criterion operating in parallel which bases its operation only on voltage and current
phasors.
This continuous criteria will, in the vast majority of cases, operate in parallel and carry on the fault
indication after the current change phase has ended. Only in some particularly difficult faults on
heavily loaded lines, the continuous criteria might not be sufficient, for example, when the
estimated fault impedance resides within the load area defined by the load encroachment
342
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
characteristic. In this case, the indication will be restricted to a pulse lasting for one or two power
system cycles.
The phase-selection element can, owing to the current change criteria, distinguish faults with
minimum influence from load and fault impedance. In other words, it is not restricted by a load
encroachment characteristic during the current change phase. This significantly improves
performance for remote phase-to-ground faults on heavily loaded lines. One exception, however,
are three-phase faults to which the load encroachment characteristic always has to be applied in
order to distinguish fault from load.
Phase-to-phase-ground faults (also called double ground faults) will practically always activate
phase-to-phase zone measurements. Measurement in two phase-to-ground loops at the same
time is associated with so-called simultaneous faults: two ground faults at the same time, one
each on the two circuits of a double line, or when the zero sequence current is relatively high due
to a source with low Z0/Z1 ratio. In these situations zone measurement will be released both for
the related phase-to-ground loops and the phase-to-phase loop simultaneously. On the other
hand, simultaneous faults closer to the remote bus will gradually take on the properties of a
phase-to-phase-ground fault and the function will eventually use phase-to-phase zone
measurements also here.
In cases where the fault current infeed is more or less completely of zero sequence nature (all
phase currents in phase), the measurement will be performed in the phase-to-ground loops only
for a phase-to-phase-ground fault.
AND
2-phase Fault
I3P detected by
Impedance/ current
2-phase fault
V3P PHSLy
based Phase AND
selection
PHSLxLy
AND
a
b
a>b
250%
OR
a
b a>b
50% AND OR
a
b
a<b
INMag
IAMag IN / Imax
IBMag
MAX
ICMag a ForcePE
b
a<b
INReleasePE
ANSI17000230-1-en.vsdx
ANSI17000230 V1 EN-US
Figure 182 explains the release of two-phase faults (including simultaneous faults
as well as cross-country faults for high impedance grounded networks. This is not
valid for single-phase faults.
343
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Several criteria are employed when making the directional decision. The basis is provided by
comparing a positive sequence based polarizing voltage with phase currents. For extra security,
especially in making a very fast decision, this method is complemented with an equivalent
comparison where, instead of the phase current, the change in phase current is used. Moreover, a
basic negative sequence directional evaluation is taken into account as a reliable reference during
high load condition. Finally, zero sequence directional evaluation is used whenever there is more or
less exclusive zero sequence in-feed.
Fundamentally, the directional sectors that represent forward direction, one per measuring loop,
are defined by the following equations.
V
PolA
-15°<arg < 120°
I
A
V
PolAB
-15°<arg < 120°
I
AB
Where:
VPolA is the polarizing voltage for phase A.
VPolAB is the polarizing voltage difference between phase A and B (B lagging A).
The corresponding reverse directional sectors range from 165 to -60 degrees.
Since the polarizing voltage is also used for the Mho distance characteristics, the magnitude of
the voltage is just as interesting as the phase. If there are symmetrical conditions and the
measured per phase positive sequence voltage magnitude is above 75% of the base voltage
before the fault, the pre-fault magnitude will be memorized and used as long as there is a fault.
The phase angle however will only be memorized (locked) for 75 ms at a time, not to lose
synchronism with the real system voltage.
Should the positive sequence voltage drop below 2% of the base voltage, it will be considered
invalid. In this situation, directional signals and pickups from Mho elements will be sealed-in and
kept static as long as there is a fault.
For ZMFCPDIS, when option SeriesComp is chosen for OperationSC, the voltages of faulty phases
will be discarded in order not to affect the polarizing voltage with voltage reversal.
The ZMFPDIS function has to be blocked by an additional function like the Fuse failure supervision
(FUFSPVC) or an equivalent external device. Typically, the binary input VTSZ is used for this
purpose.
344
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
A built-in supervision feature within high-speed distance protection itself, based on phase current
change, will ensure that the FUFSPVC blocking signal is received in time. Namely, an intentional
time delay will be introduced if no current magnitude change greater than 5% of IBase has been
detected for any of the three phase currents.
There is need for external blocking of the ZMFPDIS function during power swings, either from the
Power Swing Blocking function (ZMRPSB) or an external device.
All ZMFPDIS zones operate according to the non-directional impedance characteristics presented
in figure 184 and figure 183. The phase-to-ground characteristic is given in ohms-per-loop domain
while the phase-to-phase characteristic is given in ohms-per-phase domain.
X (Ohm/phase)
j j
R (Ohm/phase)
RFPP RFPP
2 2
X1PP
345
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
X (Ohm/loop)
ϕN ϕN
(Ohm/loop)
ANSI11000415-1-en.vsd
ANSI11000415 V1 EN-US
346
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
IA R1 + j X1
Phase-to-ground
VA
element
Phase-to-ground
RFPG
fault in phase A
(Arc + tower
resistance)
N
IG (R0-R1)/3 +
j (X0-X1)/3 )
IA R1 + j X1 Phase-to-phase
VA element A-B
Phase-to-phase
fault in phase RFPP
A-B IB
VB (Arc resistance)
R1 + j X1
IA R1 + j X1 0.5·RFPP Phase-to-phase
VA element A-C
Three-phase
fault or Phase-to-
phase-ground fault IC
VC
R1 + j X1 0.5·RFPP
ANSI11000419-3-en.vsd
ANSI11000419 V3 EN-US
Zones 3 to 5 can be selected to be either forward or reverse with positive sequence polarized mho
characteristic; alternatively self polarized offset mho characteristics. The operating characteristic
is in accordance to figure 186 where zone 5 is selected offset mho.
347
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
X
X
Z4
Z3
ZS=0
Z2
Z1 R
Z5 R
ZS=Z1
ZRV
ZS=2Z1
IEC15000056-1-en.vsdx
IEC15000056 V1 EN-US
Figure 186: Mho, offset mho characteristics and the source impedance influence on the mho
characteristic
The mho characteristic has a dynamic expansion due to the source impedance. Instead of crossing
the origin, as for the mho to the left of figure 186, which is only valid where the source impedance
(Zs) is zero, the crossing point is moved to the coordinates of the negative source impedance
given an expansion of the circle shown to the right of figure 186. Z1 denotes the complex positive
sequence impedance.
The magnitude of the polarizing voltage is determined completely by the positive sequence
voltage magnitude from before the fault. This will give a somewhat less dynamic expansion of the
mho circle during faults. However, if the source impedance is high, the dynamic expansion of the
mho circle might lower the security of the function too much with high loading and mild power
swing conditions.
ZMFPDIS fixes zone 1 and 2 in Forward mode and zone RV in Reverse mode. Zone 3-5 can be set to
Non-directional, Forward or Reverse by setting the parameter DirModeZx (where x is 3-5
depending on selected zone).
348
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
X X X
(a) Rset (b) (c) Rset
Xset Xset
R R R
Xset
(a)-(f)
Rset For phase-to-phase fault
Rset R1Zx
Forward Reverse Non-directional
Xset X 1Zx
Mho Characteristics For phase-to-earth fault
Rset R1Zx RNZx
Xset X 1Zx XNZx
(d) X
(e) X (f) X X 0 Zx X 1Zx
XNZx
3
R 0 Zx R1Zx
RNZx
Rset 3
Rset Rset
R R R
IEC15000055 V2 EN-US
The ZMFPDIS function has only one set of reach setting so the reverse will be the same as for the
forward reach, meaning that the non-directional offset mho characteristic will always be centered
around the origin. In detail, for Zone 1, the resistive and reactance reaches for phase-to-earth fault
and phase-to-phase fault are set individually using the settings R1PPZ1, X1PPZ1, R1PEZ1, X1PEZ1,
X0Z1 and R0Z1. In Zone 2-5 and Zone RV, the same zone reach settings are used for phase-to-earth
fault and phase-to-phase (R1Zx, X1Zx, X0Zx and R0Zx, x=2-5 or RV).
349
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
(
b = arg VAB - I AB × Z 1set - arg V pol ) ( )
ANSIEQUATION15027 V1 EN-US (Equation 77)
where
is the positive sequence impedance setting for phase-to-phase fault in zone direction
Z 1set
For Zone 1,
where
R1PPZ1 is the positive sequence resistive reach for phase-to-phase fault for zone 1
X1PPZ1 is the positive sequence reactance reach for phase-to-phase fault for zone 1
where
R1Zx is the positive sequence resistive reach for zone x (x=2-5 and RV)
X1Zx is the positive sequence reactance reach for zone x (x=2-5 and RV)
is the polarizing voltage
Vpol
350
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
I AB jX
I L1L 2 Z1set
Vcomp VAB I AB Z1set
VAB
V pol
I AB R
ANSI15000060-1-en.vsdx
ANSI15000060 V1 EN-US
Figure 188: Simplified mho characteristic and vector diagram for phase A-to-B fault
Offset Mho GUID-3E13E6D5-0832-4386-9677-9A40BFF42F8F v1
The characteristic for offset mho is a circle where two points on the circle are given by the two
vectors Z 1set and Z 1RVset where Z 1set and Z 1RVset are settable through the resistance and
reactance settings in forward and reverse directions.
The condition for operation at phase-to-phase fault is that the angle β between the two
compensated voltages is greater than or equal to 90° (figure 189). The angle will be 90° for fault
location on the boundary of the circle.
V − I ⋅ Z1
AB AB set
β = arg
(
VAB − − I AB ⋅ Z 1RVset )
ANSIEQUATION15008 V1 EN-US (Equation 80)
where
is the positive sequence impedance setting for phase-to-phase fault opposite to zone
Z 1RVset direction and is defined as
351
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
For Zone 1,
Z 1RVset = R1PPZ 1 + j ⋅ X 1PPZ 1
IECEQUATION15015 V1 EN-US (Equation 81)
For Zone 2-5 and RV,
Z 1RVset = R1Zx + j ⋅ X 1Zx
IECEQUATION15016 V1 EN-US (Equation 82)
I AB jX
I AB Z 1set
VAB
I AB Z 1RVset
I AB R
ANSI15000058-1-en.vsdx
ANSI15000058 V1 EN-US
Figure 189: Simplified offset mho characteristic and voltage vector for phase A to B fault
Operation occurs if 90°≤β≤270 °.
Compensation for earth return path for faults involving earth is done by setting the positive and
zero sequence impedance of the line. It is known that the ground compensation factor KN is,
352
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
Z 0set − Z 1set
KN =
3 ⋅ Z 1set
IECEQUATION15017 V1 EN-US
Z 0set = R 0Zx + j ⋅ X 0 Zx
IECEQUATION15018 V1 EN-US
For Zone 1,
Z 1set = R1PEZ 1 + j ⋅ X 1PEZ 1
IECEQUATION15019 V1 EN-US
where
is the complex zero sequence impedance of the line in Ω/phase
Z 0set
is the complex positive sequence impedance of the line in Ω/
Z 1set phase
R1PEZ1 is the positive sequence resistive reach of the line in Ω/phase
for phase-to-ground fault for zone 1
X1PEZ1 is the positive sequence reactance reach of the line in Ω/phase
for phase-to-ground fault for zone 1
R0Zx is the zero sequence resistive reach of the line in Ω/phase for
zone x (x=2-5, or RV)
X0Zx is the zero sequence reactance reach of the line in Ω/phase for
zone x (x=2-5, or RV)
For an earth fault in phase A, the angle β between the compensation voltage and the polarizing
where
is the phase voltage in faulty phase A
VA
is the phase current in faulty phase A
IA
3I0 is the zero-sequence current in faulty phase A
353
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
IA•jX
Vcomp VA ( I A 3I 0 K N ) Z1set
3I 0 K N Z1set
VA
I A Z1set
V pol
IA•R
ANSI15000059-1-en.vsdx
ANSI15000059 V1 EN-US
Figure 190: Simplified offset mho characteristic and vector diagram for phase A-to-ground
fault
Operation occurs if 90°≤β≤270°.
( ) {
β = arg VA − ( I A + 3I 0 ⋅ K N ) ⋅ Z 1set − arg VA − −( I A + 3I 0 ⋅ K N ⋅ Z 1RVset ] ) }
ANSIEQUATION15022 V1 EN-US (Equation 85)
where
is the complex positive sequence impedance of the line in Ω/
Z 1RVset phase for phase-to-ground fault opposite to zone direction and
is defined as,
354
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
For Zone 1,
Z 1RVset = R1PEZ 1 + j ⋅ X 1PEZ 1
IECEQUATION15025 V1 EN-US (Equation 86)
For Zone 2-5 and RV,
Z 1RVset = R1Zx + j ⋅ X 1Zx
IECEQUATION15026 V1 EN-US (Equation 87)
IA• jX
Vcomp1 VA ( I A 3I 0 K N ) Z1set
( I A 3I 0 K N ) Z1set
VA
( I A 3I 0 K N ) Z1RVset
IA• R
ANSI15000057-1-en.vsdx
ANSI15000057 V1 EN-US
Figure 191: Simplified offset mho characteristic and voltage vector for phase A-to-ground
fault
Operation occurs if 90 °≤β≤270 °.
In some cases the measured load impedance might enter the set zone characteristic without any
fault on the protected line. This phenomenon is called load encroachment and it might occur when
an external fault is cleared and high emergency load is transferred onto the protected line. The
effect of load encroachment is illustrated on the left in figure192. The entrance of the load
impedance inside the characteristic is of course not desirable and the way to handle this with
conventional distance protection is to consider this with the resistive reach settings, that is, to
have a security margin between the distance zone characteristic and the minimum load
impedance. Such a solution has the drawback that it will reduce the sensitivity of the distance
protection, that is, the ability to detect resistive faults.
355
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
The IED has a built in feature which shapes the characteristic according to the characteristic
shown in figure192. The load encroachment algorithm will increase the possibility to detect high
fault resistances, especially for phase-to-ground faults at remote line end. For example, for a given
setting of the load angle LdAngle, the resistive blinder for the zone measurement can be set
according to figure192 affording higher fault resistance coverage without risk for unwanted
operation due to load encroachment. Separate resistive blinder settings are available in forward
and reverse direction.
The use of the load encroachment feature is essential for long heavily loaded lines, where there
might be a conflict between the necessary emergency load transfer and necessary sensitivity of
the distance protection. The function can also preferably be used on heavy loaded, medium long
lines. For short lines, the major concern is to get sufficient fault resistance coverage. Load
encroachment is not a major problem. See section "".
Zm Zm
ZL
ANSI05000495_2_en.vsd
ANSI05000495 V2 EN-US
Figure 192: Load encroachment phenomena and shaped load encroachment characteristic
[1]
PHSA, PHSB,...PHSCA are internal binary logical signals from the Phase-selection element. They
correspond directly to the six loops of the distance zones and determine which loops should be
released to possibly issue a pickup or a trip.
FWA, FWB,...FWCA and RVA, RVB,...RVCA are the internal binary signals from the Directional
element. An FW signal is activated if the criteria for a forward fault or load is fulfilled for its
particular loop. The equivalent applies to the reverse (RV) signals.
The internal input 'IN present' is activated if the residual current (3I0) exceeds 10% of the
maximum phase current magnitude and at the same time is above 5% of IBase. However, if current
transformer saturation is detected, this criterion is changed to residual voltage (3V0) exceeding
5% of VBase/sqrt(3) instead.
[1] RLdRv=RLdRvFactor*RLdFw
356
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
DirModeZ3-5
TRUE (1) Non-directional
FWD(n & mn) Forward DIR(n & mn)Z3-5
REV(n & mn) Reverse
ANSI12000137-1-en.vsd
ANSI12000137 V1 EN-US
PGZx
OR
ZMAZx
PHSA AND
DIRAZx AND
ZMBZx
PHSB AND
DIRBZx AND
ZMCZx AZx
OR
PHSC AND
DIRCZx AND
ZMABZx BZx
OR
PHSAB AND
DIRABZx AND
ZMLBCZx CZx
PHSBC AND OR
DIRBCZx AND
ZMCAZx
PHSCA AND
DIRCAZx AND
PPZx
OR
NDZx
OR
ANSI12000140-1-en.vsd
ANSI12000140 V1 EN-US
357
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
TimerModeZx =
Enable Ph-Ph,
Ph-G
PPZx AND
OR AND
AND tPPZx
0
TZx
PGZx AND OR
OR
AND tPPZx
0 AND
BLOCK
LOVBZ
BLKZx OR
BLKTRZx
OR TimerLinksZx
LoopLink (tPP-tPG)
ZoneLinkStart LoopLink & ZoneLink
OR
PUPHS Phase Selection no links
1st pickup zone
LNKZ1 FALSE (0)
LNKZ2
LNKZRV LNKZx
AND
LNKZ3 OR
TimerLinksZx =
LNKZ4 LoopLink & ZoneLink
LNKZ5
ANSI12000139-2-en.vsdx
ANSI12000139 V2 EN-US
358
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
TZx 0 TRIPZx
15 ms AND
BLKTRZx
TR_A_Zx
OR AND
BLOCK
LOVBZ TR_B_Zx
OR AND
BLKZx
TR_B_Zx
AND
AZx 0 PU_A_Zx
15 ms AND
BZx 0 PU_B_Zx
15 ms AND
CZx 0 PU_C_Zx
15 ms AND
PPZx
PGZx OR 0 PU_Zx
15 ms AND
NDZx 0 PU_ND_Zx
15 ms AND
ANSI12000138-1-en.vsd
ANSI12000138 V1 EN-US
359
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
OR 0 PHG_FLT
15 ms AND
PHSA
PHSB OR 0
15 ms AND
PHSC
OR 0
PHSAB 15 ms AND
PHSBC
OR 0
15 ms AND
PHSCA
OR 0 PHPH_FLT
15 ms AND
BLOCK PU_ND
OR
LOVBZ OR
PU_PHS
ANSI12000133-1-en.vsd
ANSI12000133 V1 EN-US
360
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
PHSA
FWA AND
PHSB
OR 0 FWD_A
FWB AND
15 ms AND
PHSC
FWC AND
OR 0 FWD_B
PHSAB 15 ms AND
FWAB AND
PHSBC
FWBC AND OR 0 FWD_C
PHSCA 15 ms AND
FWCA AND
OR
FWD_G
IN present AND
FWD_1PH
=1
BLOCK
LOVBZ OR
FWD_2PH
=2
FWD_3PH
=3
ANSI12000134-1-en.vsd
ANSI12000134 V1 EN-US
PHSA
RVA AND
PHSB
OR 0 REV_A
RVB AND
15 ms AND
PHSC
RVC AND
OR 0 REV_B
PHSAB 15 ms AND
RVAB AND
PHSBC
RVBC AND OR 0 REV_C
PHSCA 15 ms AND
RVCA AND
OR
REV_G
IN present AND
BLOCK
LOVBZ OR
ANSI12000141-1-en.vsd
ANSI12000141 V1 EN-US
361
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
7.11.7.10 Measurement
The information on measured quantities is available for the user at different locations:
GUID-8568A19F-0100-4A1A-B3C3-444FD7D6F00B v1
• Overfunction, when the measured current exceeds the High limit (XHiLim) or High-high limit
(XHiHiLim) pre-set values
• Underfunction, when the measured current decreases under the Low limit (XLowLim) or Low-
low limit (XLowLowLim) pre-set values.
362
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
X_RANGE = 3
High-high limit
X_RANGE= 1 Hysteresis
High limit
X_RANGE=0
X_RANGE=0 t
Low limit
X_RANGE=2
Low-low limit
X_RANGE=4
IEC05000657-2-en.vsdx
IEC05000657 V2 EN-US
The logical value of the functional output signals changes according to figure 200.
The user can set the hysteresis (XLimHyst), which determines the difference between the
operating and reset value at each operating point, in wide range for each measuring channel
separately. The hysteresis is common for all operating values within one channel.
In addition to the normal cyclic reporting the IED also report spontaneously when measured value
passes any of the defined threshold limits.
363
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Y
Value Reported Value Reported
Value Reported Value Reported
(1st)
Y3 Value Reported
Y2 Y4
Y1 Y5
t
Value 1
Value 2
Value 3
Value 4
Value 5
(*)Set value for t: XDbRepInt IEC05000500-2-en.vsdx
IEC05000500 V2 EN-US
364
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
Value Reported
Y
IEC99000529-2-en.vsdx
IEC99000529 V2 EN-US
The last value reported, Y1 in figure 203 serves as a basic value for further measurement. A
difference is calculated between the last reported and the newly measured value and is multiplied
by the time increment (discrete integral). The absolute values of these integral values are added
until the pre-set value is exceeded. This occurs with the value Y2 that is reported and set as a new
base for the following measurements (as well as for the values Y3, Y4 and Y5).
The integral dead-band supervision is particularly suitable for monitoring signals with small
variations that can last for relatively long periods.
365
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Y A1 >=
A >= pre-set value
A2 >=
pre-set value pre-set value
Y3 A3 + A4 + A5 + A6 + A7 >=
pre-set value
Y2 A1 A2
A4 A6
Value Reported Y4 A3 A5 A7
Value
(1st) Value
A Reported Y5
Reported Value
Reported Value
Y1 Reported
t
IEC99000530-2-en.vsdx
IEC99000530 V2 EN-US
When the operating current is too low, the impedance measurement can be erroneous. In order to
avoid such error, minimum operating current will be checked. For phase currents lower than 3% of
IBase, the magnitude of impedance is force to 9999999 and the angle is forced to 0 degree.
Inside the function, to ensure the readability of the output for the users, ZLxMAG and ZLxANGL
(x=1,2,3) will not change more often than a certain time period, for example, every 100 ms.
366
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
367
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
S00346 V1 EN-US
High speed distance protection (ZMFCPDIS, 21) provides sub-cycle, down towards half-cycle,
operate time for basic faults within 60% of the line length and up to around SIR 5. At the same
time, it is specifically designed for extra care during difficult conditions in high voltage
transmission networks, like faults on long heavily loaded lines and faults generating heavily
distorted signals. These faults are handled with utmost security and dependability, although
sometimes with reduced operating speed.
High speed distance protection ZMFCPDIS is fundamentally the same function as ZMFPDIS but
provides more flexibility in zone settings to suit more complex applications, such as series
compensated lines. In operation for series compensated networks, the parameters of the
directional function are altered to handle voltage reversal.
The ZMFCPDIS function is a six-zone full scheme protection with three fault loops for phase-to-
phase faults and three fault loops for phase-to-ground faults for each of the independent zones,
which makes the function suitable in applications with single-phase autoreclosing.
In each measurement zone, ZMFCPDIS function is designed with the flexibility to operate in either
quadrilateral or mho characteristic mode for separate phase-to-earth or phase-to-phase loops.
The zones can operate independently of each other. Zones 3 to 5 in directional (forward or reverse)
or non-directional mode. Zone1 and zone2 are designed to measure in forward direction only,
while one zone (ZRV) is designed to measure in the reverse direction. This makes them suitable,
together with a communication scheme, for protection of power lines and cables in complex
network configurations, such as parallel lines, multi-terminal lines, and so on.
A new built-in adaptive load compensation algorithm prevents overreaching of the distance zones
in the load exporting end during phase-to-ground faults on heavily loaded power lines. It also
reduces underreach in the importing end.
The ZMFCPDIS function block incorporates a phase-selection element and a directional element,
contrary to previous designs in the IED series, where these elements were represented with
separate function blocks.
The operation of the phase-selection element is primarily based on current change criteria, with
significant increased dependability. Naturally, there is also a part operating with continuous
criteria that operates in parallel
368
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
The directional element utilizes a set of well-established quantities to provide fast and correct
directional evaluation during various conditions, including close-in three-phase faults,
simultaneous faults and faults with only zero-sequence in-feed.
ZMFCPDIS (21)
I3P* TRIP
V3P* TRZ1
BLOCK TR_A_Z1
LOVBZ TR_B_Z1
BLKZ1 TR_C_Z1
BLKZ2 TRZ2
BLKZ3 TR_A_Z2
BLKZ4 TR_B_Z2
BLKZ5 TR_C_Z2
BLKZRV TRZ3
BLKTRZ1 TRZ4
BLKTRZ2 TRZ5
BLKTRZ3 TRZRV
BLKTRZ4 BFI_3P
BLKTRZ5 PU_Z1
BLKTRZRV PU_ND_Z1
PU_Z2
PU_A_Z2
PU_B_Z2
PU_C_Z2
PU_ND_Z2
PU_Z3
PU_ND_Z3
PU_Z4
PU_ND_Z4
PU_Z5
STND_Z5
PU_ZRV
PU_A_RV
PU_B_RV
PU_C_RV
STNDRV
PHPUN D
NDIR_A
NDIR_B
NDIR_C
FWD_A
FWD_B
FWD_C
FWD_G
REV_A
REV_B
REV_C
REV_G
FWD_1PH
FWD_2PH
FWD_3PH
PHG_FLT
PHPH_FLT
ANSI11000422-2-en.vsdx
ANSI11000422 V2 EN-US
369
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
7.12.4 Signals
PID-6488-INPUTSIGNALS v2
PID-6488-OUTPUTSIGNALS v2
370
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
371
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
7.12.5 Settings
PID-6488-SETTINGS v2
372
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
373
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
374
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
375
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
376
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
377
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
378
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
379
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Settings, input and output names are sometimes mentioned in the following text without its zone
suffix (i.e. BLKZx instead of BLKZ3) when the description is equally valid for all zones.
Practically all voltage, current and impedance quantities used within the ZMFCPDIS function are
derived from fundamental frequency phasors filtered by a half-cycle filter.
The phasor filter is frequency adaptive in the sense that its coefficients are changed based on the
estimated power system frequency.
A half-cycle filter will not be able to reject both even and odd harmonics. So, while odd harmonics
will be completely attenuated, accuracy will be affected by even harmonics. Even harmonics will
not cause the distance zones to overreach; instead there will be a slightly variable underreach, on
average in the same order as the magnitude ratio between the harmonic and the fundamental
component.
The execution of the different fault loops within the IED are of full scheme type, which means that
ground fault loop for phase-to-ground faults and phase-to-phase faults for forward and reverse
faults are executed in parallel.
Figure 205 presents an outline of the different measuring loops for the six distance zones.
ANSI05000458-2-en.vsd
ANSI05000458 V2 EN-US
Figure 205: The different measuring loops at phase-to-ground fault and phase-to-phase fault
380
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
The use of full scheme technique gives faster operation time compared to switched schemes
which mostly uses a pickup of an overreaching element to select correct voltages and current
depending on fault type. Each distance protection zone performs like one independent distance
protection function with six measuring elements.
Transients from CVTs may have a significant impact on the transient overreach of a distance
protection. At the same time these transients can be very diverse in nature from one type to the
other; in fact, more diverse than can be distinguished by the algorithm itself in the course of a few
milliseconds. So, a setting is introduced in order to inform the algorithm about the type of CVT
applied and thus providing the advantage of knowing how performance should be optimized, even
during the first turbulent milliseconds of the fault period.
There are two types of CVTs from the function point of view, the passive and the active type,
which refers to the type of ferro-resonance suppression device that is employed. The active type
requires more rigorous filtering which will have a negative impact on operate times. However, this
will be evident primarily at higher source impedance ratios (SIRs), SIR 5 and above, or close to the
reach limit.
The IEC 60044-5 transient classification is of little or no use in relation to this. It is not primarily
the damping of transients that is important; it is the frequency content of the transients that is
decisive, i.e. how difficult it is to filter out the specific frequency. So, even if two CVTs, one passive
and the other active type, comply with the same transient class, the active type requires more
extensive filtering in order to avoid transient overreach.
To avoid overreach and at the same time achieve fast operate times, a supplementary circular
characteristic that includes some alternative processing (retained from REL 531) is implemented.
One such circular characteristic exists for every measuring loop and quadrilateral/mho
characteristic. There are no specific reach settings for this circular zone. It uses the normal
quadrilateral/mho zone settings to determine a reach that will be appropriate. This implies that
the circular characteristic will always have somewhat shorter reach than the quadrilateral/mho
zone.
The operation of the phase-selection element is primarily based on current change criteria. The
current change criteria itself can however only be relied on for a short period following the fault
inception (during what we will call the current change phase). Subsequent switching in the
network may render the change in current invalid. So, naturally, the phase-selection element also
operates on continuous criteria.
The phase-selection element can, owing to the current change criteria, distinguish faults with
minimum influence from load and fault impedance. In other words, it is not restricted by a load
encroachment characteristic during the current change phase. This significantly improves
performance for remote phase-to-ground faults on heavily loaded lines. One exception, however,
is three-phase faults, for which the load encroachment characteristic always has to be applied, in
order to distinguish fault from load.
The continuous criteria will in the vast majority of cases operate in parallel and carry on the fault
indication after the current change phase has ended. Only in some particularly difficult faults on
heavily loaded lines the continuous criteria might not be sufficient, for example, when the
estimated fault impedance resides within the load area defined by the load encroachment
characteristic. In this case, the indication will be restricted to a pulse lasting for one or two power
system cycles.
381
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Phase-to-phase-ground faults (also called double ground faults) will practically always activate
phase-to-phase zone measurements. This is a substantial difference compared to the previous
phase selection function in the 500- and 600-series (that is, FDPSPDIS). Measurement in two
phase-to-ground loops at the same time is associated with so-called simultaneous faults: two
ground faults at the same time, one each on the two circuits of a double line, or when the zero
sequence current is relatively high due to a source with low Z0/Z1 ratio.In fact, in these situations
zone measurement will be released both for the related phase-to-ground loops and the phase-to-
phase loop simultaneously. On the other hand, simultaneous faults closer to the remote bus will
gradually take on the properties of a phase-to-phase-ground fault and the function will eventually
use phase-to-phase zone measurements also here.
In cases where the fault current infeed is more or less completely lack of zero sequence nature (all
phase currents in phase), the measurement will be performed in the phase-to-ground loops only
for a phase-to-phase-ground fault.
Several criteria are employed when making the directional decision. The basis is provided by
comparing a positive sequence based polarizing voltage with phase currents. For extra security,
especially in making a very fast decision, this method is complemented with an equivalent
comparison where, instead of the phase current, the change in phase current is used. Moreover, a
basic negative sequence directional evaluation is taken into account as a reliable reference during
high load condition. Finally, zero sequence directional evaluation is used whenever there is more or
less exclusive zero sequence in-feed.
Fundamentally, the directional sectors that represent forward direction, one per measuring loop,
are defined by the following equations.
V
PolA
-15°<arg < 120°
I
A
V
PolAB
-15°<arg < 120°
I
AB
Where:
VPolA is the polarizing voltage for phase A.
VPolAB is the polarizing voltage difference between phase A and B (B lagging A).
The corresponding reverse directional sectors range from 165 to -60 degrees.
382
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
Since the polarizing voltage is also used for the Mho distance characteristics, the magnitude of
the voltage is just as interesting as the phase. If there are symmetrical conditions and the
measured per phase positive sequence voltage magnitude is above 75% of the base voltage
before the fault, the pre-fault magnitude will be memorized and used as long as there is a fault.
The phase angle however will only be memorized (locked) for 75 ms at a time, not to lose
synchronism with the real system voltage.
Should the positive sequence voltage drop below 2% of the base voltage, it will be considered
invalid. In this situation, directional signals and pickups from Mho elements will be sealed-in and
kept static as long as there is a fault.
For ZMFCPDIS, when option SeriesComp is chosen for OperationSC, the voltages of faulty phases
will be discarded in order not to affect the polarizing voltage with voltage reversal.
The ZMFCPDIS function has to be blocked by an additional function like the Fuse failure
supervision (FUFSPVC) or an equivalent external device. Typically, the binary input VTSZ is used for
this purpose.
However, to guarantee that also very fast operation is blocked in a fuse failure situation, there is a
built-in supervision based on change in current that will delay operation before the FUFSPVC
blocking signal is received. The delay will be introduced if no (vector) magnitude change greater
than 5% of IBase has been detected in any of the phase currents.
There is need for external blocking of the ZMFCPDIS function during power swings, either from the
Power Swing Blocking function (ZMRPSB) or an external device.
The voltage and current phasors after the half-cycle filter are used in fault loop equations.
For phase-to-phase faults (Figure 208, lower part), the calculated impedances from the relay to
the fault Z calc Rcalc j X calc follow Equation 90 (example is given for a phase L1 to phase L2 fault).
U L1 U L 2 I L1 I L 2 Z calc
IECEQUATION18003 V1 EN-US (Equation 90)
Where and represents the corresponding voltage and current phasors in the respective
phase Ln (n = 1, 2, 3).
383
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
The calculated Rcalc and Xcalc are compared with the non-directional phase-to-phase quadrilateral
characteristics defined by the reactance reaches (X1FwPPZx and X1RvPPZx, where x = 1 to 5 or RV),
resistance reaches (R1FwPPZx, where x = 1 to 5 or RV) for the zones, as well as the fault resistance
reach setting for phase-to-phase loops ((RFPPZx, where x = 1, 2 or RV), (RFFwPPZx and RFRvPPZx,
where x = 3 to 5 or RV)), as shown in Figure 207. If is inside the non-directional phase-to-phase
characteristic, the STNDZx output is set to TRUE.
For phase-to-ground faults (Figure 208, upper part), the ground return compensation applies
according to Equation 91 (example for a phase L1 to ground fault).
U L1 I L1 K N 3I 0 p Z1 I F RF
IECEQUATION18007 V1 EN-US (Equation 91)
Where,
p is the fault location and RF is the calculated fault resistance. p and RF are unknown and needs to
be solved.
Z 0 Z1
KN
3 Z1
Z 0 R0 FwPEZx j X 0 FwPEZx
Z1 R1FwPEZx j X 1FwPEZx
IECEQUATION18020 V1 EN-US
Where,
R1FwPEZx is the positive sequence resistive reach of the line in Ω/phase for phase-to-ground fault
in zone direction for zone x (x = 1 to 5 or RV).
X1FwPEZx is the positive sequence reactance reach of the line in Ω/phase for phase-to-ground
fault in zone direction for zone x (x = 1 to 5 or RV).
R0FwPEZx is the zero sequence resistive reach of the line in Ω/phase for phase-to-ground fault in
zone direction for zone x (x = 1 to 5 or RV).
X0FwPEZx is the zero sequence reactance reach of the line in Ω/phase for phase-to-ground fault in
zone direction for zone x (x = 1 to 5 or RV).
is the fault current. It is chosen among phase, zero or negative sequence currents automatically
by the built-in adaptive load compensation algorithm.
The calculated impedances from the relay to the fault Z calc Rcalc j X calc can be represented as:
X calc p X 1FwPEZx
Rcalc p R1FwPEZx RF
IECEQUATION18021 V1 EN-US
384
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
The calculated Rcalc and Xcalc are compared with the non-directional phase-to-ground quadrilateral
characteristics defined by the reactance reaches (X1FwPEZx or X1RvPEZx, where x = 1 to 5 or RV),
resistance reaches (R1RwPEZx, where x = 1 to 5 or RV) for the zones, as well as the fault resistance
reach setting for phase-to-ground loops ((RFPEZx, where x = 1, 2 or RV), (RFFwPEZx and RFRvPEZx,
where x = 3 to 5)), as shown in Figure 206. If is inside the non-directional phase-to-ground
characteristic, the STNDZx output is set to TRUE.
X (Ohm/loop)
X0FwPGZx , X1FwPGZx
XNFwZx <
R1FwPGZx+RNFwZx 3
X1RvPGZx
XNRvZx < XNFwZx √
RFRvPGZx RFFwPGZx X1FwPGZx
R0FwPGZx,R1FwPGZx
RNFwZx <
3
X1RvPGZx
RNRvZx < RNFwZx √
X1FwPGZx
X1RvPGZx
X1FwPGZx+XNFwZx R1RvPGZx < R1FwPGZx √
X1FwPGZx
ιN ιN
R (Ohm/loop)
1) 1)
RFRvPGZx RFFwPGZx
X1RvPGZx+XNRvZx
ιN
RFRvPGZx RFFwPGZx
385
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
R1FwPPZx
X (Ohm/phase)
RFRvPPZx RFFwPPZx
2 2
X1FwPPZx
ιN
R (Ohm/phase)
1) 1)
RFRvPPZx RFFwPPZx
2 2
X1RvPPZx
ιN
RFRvPPZx RFFwPPZx
2 2
X1RvPPZx IEC11000418-3-en.vsd
R1FwPPZx √
X1FwPPZx
Figure 207: ZMFCPDIS Characteristic for the phase-to-phase measuring loops, ohm/phase
domain
Note that for ZMFCPDIS, the reverse zone ZRV, as well as any of zones 3-5, that are
set to DirMode=Reverse will get their operating impedances inverted (rotated 180
degrees) internally in order to make use of the main settings, which are the
settings designated ‘Fw’. Therefore, a reverse zone will have its Fw-settings
(RFFwPPZRV, X1FwPGZ3, and so on) applied in the third quadrant, that is, towards
the busbar instead of the line.
The fault loop reach in relation to each fault type may also be presented as in figure 208. The main
intension with this illustration is to make clear how the fault resistive reach should be interpreted.
Note in particular that the setting RFPP always represents the total fault resistance of the loop,
even while the fault resistance (arc) may be divided into parts like for three-phase or phase-to-
phase-to-ground faults. R1Zx and jX1Zx represent the positive sequence impedance from the
measuring point to the fault location.
386
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
IA R1 + j X1
Phase-to-ground
VA
element
Phase-to-ground
RFPG
fault in phase A
(Arc + tower
resistance)
N
IG (R0-R1)/3 +
j (X0-X1)/3 )
IA R1 + j X1 Phase-to-phase
VA element A-B
Phase-to-phase
fault in phase RFPP
A-B IB
VB (Arc resistance)
R1 + j X1
IA R1 + j X1 0.5·RFPP Phase-to-phase
VA element A-C
Three-phase
fault or Phase-to-
phase-ground fault IC
VC
R1 + j X1 0.5·RFPP
ANSI11000419-3-en.vsd
ANSI11000419 V3 EN-US
Zones 3 to 5 can be selected to be either forward or reverse with positive sequence polarized mho
characteristic; alternatively self polarized offset mho characteristics. The operating characteristic
is in accordance to figure 209 where zone 5 is selected offset mho.
387
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
X
X
Z4
Z3
ZS=0
Z2
Z1 R
Z5 R
ZS=Z1
ZRV
ZS=2Z1
IEC15000056-1-en.vsdx
IEC15000056 V1 EN-US
Figure 209: Mho, offset mho characteristics and the source impedance influence on the mho
characteristic
The mho characteristic has a dynamic expansion due to the source impedance. Instead of crossing
the origin, as for the mho to the left of figure 209, which is only valid where the source impedance
(Zs) is zero, the crossing point is moved to the coordinates of the negative source impedance
given an expansion of the circle shown to the right of figure 209. Z1 denotes the complex positive
sequence impedance.
The magnitude of the polarized voltage is determined completely by the positive sequence voltage
magnitude from before the fault. This will give a somewhat less dynamic expansion of the mho
circle during faults. However, if the source impedance is high, the dynamic expansion of the mho
circle might lower the security of the function too much with high loading and mild power swing
conditions.
ZMFPDIS fixes zone 1 and 2 in Forward mode and zone RV in Reverse mode. Zone 3-5 can be set to
Non-directional, Forward or Reverse by setting the parameter DirModeZx (where x is 3-5
depending on selected zone).
388
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
X X X
R R R
X X X
R R R
IEC15000065 V1 EN-US
ZMFCPDIS function uses separate sets of reach settings in forward and reverse directions for
phase-to-earth fault and phase-to-phase fault. These settings are R1FwPPZx, X1FwPPZx,
X1RvPPZx, R1FwPEZx, X1FwPEZx, X1RvPEZx, R0FWPEZx, X0FwPPZx (x=1-5 or RV). Thus, the center
of the Non-directional offset mho circle can be arbitrary located in the circle (figure 210).
Note that the reverse ZoneRV, as well as any of zones 3-5, that are set to DirModeZx=Reverse will
get their operating impedances inverted (rotated 180 degrees) internally in order to make use of
the main settings, which are the settings designated ‘Fw’. Therefore, a reverse zone will have its
Fw-settings (R1FwPPZRV, X1FwPEZ3, and so on) applied in the third quadrant, that is, towards the
busbar instead of the line.
In Non-directional mode, for both Mho and Quad, the reach settings are equal to Forward mode in
this respect. The ‘Fw’ settings apply in the first quadrant and the ‘Rv’ settings apply in the third
quadrant.
389
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
(
b = arg VAB - I AB × Z 1set - arg V pol ) ( )
ANSIEQUATION15027 V1 EN-US (Equation 92)
where
is the positive sequence impedance setting for phase-to-phase fault in zone direction
Z 1set
is the polarizing voltage
Vpol
where
R1FwPPZ is the positive sequence resistive reach for phase-to-phase fault in zone direction for zone x
x (x=1-5 and RV)
X1FwPPZ is the positive sequence reactance reach for phase-to-phase fault in zone direction for zone
x x (x=1-5 and RV)
The polarized voltage consists of 100% memorized positive sequence voltage (VAB for phase A to B
fault). The memorized voltage will prevent collapse of the mho circle for close in faults.
390
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
I AB jX
I L1L 2 Z1set
Vcomp VAB I AB Z1set
VAB
V pol
I AB R
ANSI15000060-1-en.vsdx
ANSI15000060 V1 EN-US
Figure 211: Simplified mho characteristic and vector diagram for phase A-to-B fault
Offset Mho GUID-2E84AD28-CA5F-4D19-B189-57354C8F7CF9 v1
The characteristic for offset mho is a circle where two points on the circle are given by the two
vectors Z 1set and Z 1RVset where Z 1set and Z 1RVset are settable through the resistance and
reactance settings in forward and reverse directions.
The condition for operation at phase-to-phase fault is that the angle β between the two
compensated voltages is greater than or equal to 90° (figure 212). The angle will be 90° for fault
location on the boundary of the circle.
V − I ⋅ Z1
AB AB set
β = arg
(
VAB − − I AB ⋅ Z 1RVset )
ANSIEQUATION15008 V1 EN-US (Equation 95)
where
is the positive sequence impedance setting for phase-to-phase
Z 1RVset fault opposite to zone direction and is defined as
391
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
where
X1RvPPZx is the positive sequence reactance reach for phase-to-phase
fault opposite to zone direction for zone x (x=1-5 and RV)
R1RvPPZx is the positive sequence resistive reach for phase-to-phase
fault opposite to zone direction for zone x (x=1-5 and RV) and is
internally calculated according to the equation below,
R1FwPPZx
R1RvPPZx = X 1RvPPZx ⋅
X 1FwPPZx
IECEQUATION15014 V1 EN-US (Equation 97)
I AB jX
I AB Z 1set
VAB
I AB Z 1RVset
I AB R
ANSI15000058-1-en.vsdx
ANSI15000058 V1 EN-US
Figure 212: Simplified offset mho characteristic and voltage vector for phase A to B fault
Operation occurs if 90°≤β≤270 °.
Compensation for earth return path for faults involving earth is done by setting the positive and
zero sequence impedance of the line. It is known that the ground compensation factor KN is,
392
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
Z 0set − Z 1set
KN =
3 ⋅ Z 1set
IECEQUATION15017 V1 EN-US
where
is the complex zero sequence impedance of the line in Ω/phase
Z 0set
is the complex positive sequence impedance of the line in Ω/
Z 1set
phase
R0FwPEZx is the zero sequence resistive reach of the line in Ω/phase for
phase-to-ground fault in zone direction for zone x (x=1-5, or RV)
X0FwPEZx is the zero sequence reactance reach of the line in Ω/phase for
phase-to-ground fault in zone direction for zone x (x=1-5, or RV)
R1FwPEZx is the positive sequence resistive reach of the line in Ω/phase
for phase-to-ground fault in zone direction for zone x (x=1-5, or
RV)
X1FwPEZx is the positive sequence reactance reach of the line in Ω/phase
for phase-to-ground fault in zone direction for zone x (x=1-5, or
RV)
For an earth fault in phase A, the angle β between the compensation voltage and the polarizing
where
is the phase voltage in faulty phase A
VA
is the phase current in faulty phase A
IA
3I0 is the zero-sequence current in faulty phase A
393
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
IA•jX
Vcomp VA ( I A 3I 0 K N ) Z1set
3I 0 K N Z1set
VA
I A Z1set
V pol
IA•R
ANSI15000059-1-en.vsdx
ANSI15000059 V1 EN-US
Figure 213: Simplified offset mho characteristic and vector diagram for phase A-to-ground
fault
Operation occurs if 90 °≤β≤270 °.
( ) {
β = arg VA − ( I A + 3I 0 ⋅ K N ) ⋅ Z 1set − arg VA − −( I A + 3I 0 ⋅ K N ⋅ Z 1RVset ] ) }
ANSIEQUATION15022 V1 EN-US (Equation 100)
where
is the complex positive sequence impedance of the line in Ω/
Z 1RVset phase for phase-to-ground fault opposite to zone direction and
is defined as,
394
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
where
X1RvPEZx is the positive sequence reactance reach for phase-to-ground
fault opposite to zone direction for zone x (x=1-5 and RV)
R1RvPEZx is the positive sequence resistive reach for phase-to-ground
fault opposite to zone direction for zone x (x=1-5 and RV) and
expressed by,
R1FwPEZx
R1RvPEZx = X 1RvPEZx ⋅
X 1FwPEZx
IECEQUATION15024 V1 EN-US (Equation 102)
IA• jX
Vcomp1 VA ( I A 3I 0 K N ) Z1set
( I A 3I 0 K N ) Z1set
VA
( I A 3I 0 K N ) Z1RVset
IA• R
ANSI15000057-1-en.vsdx
ANSI15000057 V1 EN-US
Figure 214: Simplified offset mho characteristic and voltage vector for phase A-to-ground
fault
Operation occurs if 90 °≤β≤270 °.
In some cases the load impedance might enter the zone characteristic without any fault on the
protected line. The phenomenon is called load encroachment and it might occur when an external
fault is cleared and high emergency load is transferred on the protected line. The effect of load
encroachment is illustrated in the left part of figure 215. The entrance of the load impedance
inside the characteristic is not allowed and the previous way of handling this was to consider it
395
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
with the settings, that is, with a security margin between the distance zone and the minimum load
impedance. This has the drawback that it will reduce the sensitivity of the protection, that is, the
ability to detect resistive faults.
The IED has a built-in function which shapes the characteristic according to the right part of figure
215. The load encroachment algorithm will increase the possibility to detect high fault resistances,
especially for phase-to-ground faults at remote line end.For example, for a given setting of the
load angle LdAngle the resistive blinder for the zone measurement can be expanded according to
the right part of the figure 215, given higher fault resistance coverage without risk for unwanted
operation due to load encroachment. This is valid in both directions.
The use of the load encroachment feature is essential for long heavily loaded lines, where there
might be a conflict between the necessary emergency load transfer and necessary sensitivity of
the distance protection. The function can also preferably be used on heavy loaded medium long
lines. For short lines, the major concern is to get sufficient fault resistance coverage. Load
encroachment is not a major problem. Nevertheless, always set RLdFwd, RldRev and
LdAngleaccording to the expected maximum load since these settings are used internally in the
function as reference points to improve the performance of the phase selection.
Zm Zm
ZL
ANSI05000495_2_en.vsd
ANSI05000495 V2 EN-US
Figure 215: Load encroachment phenomena and shaped load encroachment characteristic
PHSA, PHSB,...PHSCA are internal binary logical signals from the Phase-selection element. They
correspond directly to the six loops of the distance zones and determine which loops should be
released to possibly issue a pickup or a trip.
FWA, FWB,...FWCA and RVA, RVB,...RVCA are the internal binary signals from the Directional
element. An FW signal is set true if the criteria for a forward fault or load is fulfilled for its
particular loop. The equivalent applies to the reverse (RV) signals.
The internal input 'IN present' is true if the residual current (3I0) exceeds 7% of IBase. However, if
current transformer saturation is detected, this criterion is changed to residual voltage (3V0)
exceeding 5% of VBase/sqrt(3) instead.
396
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
OR 0 PHG_FLT
15 ms AND
PHSA
PHSB OR 0
15 ms AND
PHSC
OR 0
PHSAB 15 ms AND
PHSBC
OR 0
15 ms AND
PHSCA
OR 0 PHPH_FLT
15 ms AND
BLOCK PU_ND
OR
LOVBZ OR
PU_PHS
ANSI12000133-1-en.vsd
ANSI12000133 V1 EN-US
397
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
PHSA
FWA AND
PHSB
OR 0 FWD_A
FWB AND
15 ms AND
PHSC
FWC AND
OR 0 FWD_B
PHSAB 15 ms AND
FWAB AND
PHSBC
FWBC AND OR 0 FWD_C
PHSCA 15 ms AND
FWCA AND
OR
FWD_G
IN present AND
FWD_1PH
=1
BLOCK
LOVBZ OR
FWD_2PH
=2
FWD_3PH
=3
ANSI12000134-1-en.vsd
ANSI12000134 V1 EN-US
DirModeZ3-5
TRUE (1) Non-directional
FWD(n & mn) Forward DIR(n & mn)Z3-5
REV(n & mn) Reverse
ANSI12000137-1-en.vsd
ANSI12000137 V1 EN-US
398
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
TZx 0 TRIPZx
15 ms AND
BLKTRZx
TR_A_Zx
OR AND
BLOCK
LOVBZ TR_B_Zx
OR AND
BLKZx
TR_B_Zx
AND
AZx 0 PU_A_Zx
15 ms AND
BZx 0 PU_B_Zx
15 ms AND
CZx 0 PU_C_Zx
15 ms AND
PPZx
PGZx OR 0 PU_Zx
15 ms AND
NDZx 0 PU_ND_Zx
15 ms AND
ANSI12000138-1-en.vsd
ANSI12000138 V1 EN-US
399
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
TimerModeZx =
Enable Ph-Ph,
Ph-G
PPZx AND
OR AND
AND tPPZx
0
TZx
PGZx AND OR
OR
AND tPPZx
0 AND
BLOCK
LOVBZ
BLKZx OR
BLKTRZx
OR TimerLinksZx
LoopLink (tPP-tPG)
ZoneLinkStart LoopLink & ZoneLink
OR
PUPHS Phase Selection no links
1st pickup zone
LNKZ1 FALSE (0)
LNKZ2
LNKZRV LNKZx
AND
LNKZ3 OR
TimerLinksZx =
LNKZ4 LoopLink & ZoneLink
LNKZ5
ANSI12000139-2-en.vsdx
ANSI12000139 V2 EN-US
PHSA
RVA AND
PHSB
OR 0 REV_A
RVB AND
15 ms AND
PHSC
RVC AND
OR 0 REV_B
PHSAB 15 ms AND
RVAB AND
PHSBC
RVBC AND OR 0 REV_C
PHSCA 15 ms AND
RVCA AND
OR
REV_G
IN present AND
BLOCK
LOVBZ OR
ANSI12000141-1-en.vsd
ANSI12000141 V1 EN-US
400
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
PGZx
OR
ZMAZx
PHSA AND
DIRAZx AND
ZMBZx
PHSB AND
DIRBZx AND
ZMCZx AZx
OR
PHSC AND
DIRCZx AND
ZMABZx BZx
OR
PHSAB AND
DIRABZx AND
ZMLBCZx CZx
PHSBC AND OR
DIRBCZx AND
ZMCAZx
PHSCA AND
DIRCAZx AND
PPZx
OR
NDZx
OR
ANSI12000140-1-en.vsd
ANSI12000140 V1 EN-US
7.12.7.10 Measurement
The information on measured quantities is available for the user at different locations:
401
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
• Overfunction, when the measured current exceeds the High limit (XHiLim) or High-high limit
(XHiHiLim) pre-set values
• Underfunction, when the measured current decreases under the Low limit (XLowLim) or Low-
low limit (XLowLowLim) pre-set values.
X_RANGE = 3
High-high limit
X_RANGE= 1 Hysteresis
High limit
X_RANGE=0
X_RANGE=0 t
Low limit
X_RANGE=2
Low-low limit
X_RANGE=4
IEC05000657-2-en.vsdx
IEC05000657 V2 EN-US
The logical value of the functional output signals changes according to figure 223.
The user can set the hysteresis (XLimHyst), which determines the difference between the
operating and reset value at each operating point, in wide range for each measuring channel
separately. The hysteresis is common for all operating values within one channel.
402
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
In addition to the normal cyclic reporting the IED also report spontaneously when measured value
passes any of the defined threshold limits.
Y
Value Reported Value Reported
Value Reported Value Reported
(1st)
Y3 Value Reported
Y2 Y4
Y1 Y5
t
Value 1
Value 2
Value 3
Value 4
Value 5
(*)Set value for t: XDbRepInt IEC05000500-2-en.vsdx
IEC05000500 V2 EN-US
403
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Value Reported
Y
IEC99000529-2-en.vsdx
IEC99000529 V2 EN-US
The last value reported, Y1 in figure 226 serves as a basic value for further measurement. A
difference is calculated between the last reported and the newly measured value and is multiplied
by the time increment (discrete integral). The absolute values of these integral values are added
until the pre-set value is exceeded. This occurs with the value Y2 that is reported and set as a new
base for the following measurements (as well as for the values Y3, Y4 and Y5).
The integral dead-band supervision is particularly suitable for monitoring signals with small
variations that can last for relatively long periods.
404
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
Y A1 >=
A >= pre-set value
A2 >=
pre-set value pre-set value
Y3 A3 + A4 + A5 + A6 + A7 >=
pre-set value
Y2 A1 A2
A4 A6
Value Reported Y4 A3 A5 A7
Value
(1st) Value
A Reported Y5
Reported Value
Reported Value
Y1 Reported
t
IEC99000530-2-en.vsdx
IEC99000530 V2 EN-US
When the operating current is too low, the impedance measurement can be erroneous. In order to
avoid such error, minimum operating current will be checked. For phase currents lower than 3% of
IBase, the magnitude of impedance is force to 9999999 and the angle is forced to 0 degree.
Inside the function, to ensure the readability of the output for the users, ZLxMAG and ZLxANGL
(x=1,2,3) will not change more often than a certain time period, for example, every 100 ms.
405
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
7.13.1 Identification
M14853-1 v3
Zpsb
SYMBOL-EE V1 EN-US
Power swings may occur after disconnection of heavy loads or trip of big generation plants.
406
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
Power swing detection function ZMRPSB (68) is used to detect power swings and initiate block of
all distance protection zones. Occurrence of ground-fault currents during a power swing inhibits
the ZMRPSB (68) function, to allow fault clearance.
ZMRPSB (68)
I3P* PICKUP
V3P* ZOUT
BLOCK ZIN
BLK_SS
BLK_I0
BLK1PH
REL1PH
BLK2PH
REL2PH
I0CHECK
TRSP
EXT_PSD
ANSI06000264-2-en.vsd
ANSI06000264 V2 EN-US
7.13.4 Signals
PID-3663-INPUTSIGNALS v5
407
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
PID-3663-OUTPUTSIGNALS v5
7.13.5 Settings
PID-3663-SETTINGS v5
408
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
Its principle of operation is based on the measurement of the time it takes for a power swing
transient impedance to pass through the impedance area between the outer and the inner
characteristics. Power swings are identified by transition times longer than a transition time set
on corresponding timers. The impedance measuring principle is the same as that used for the
distance protection zones. The impedance and the characteristic passing times are measured in
all three phases separately.
409
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
X1OutFw jX ZL R1LIn
X1InFw D Fw
j
DRv
R1FInRv R1FInFw
D Fw
LdAngle j
LdAngle
DRv
D Fw
D Fw
R
D Fw
DRv
RLdInRv RLdInFw
D Fw
DRv
RLdOutRv RLdOutFw
j D Rv X1InRv
X1OutRv
ANSI05000175-2-en.vsd
ANSI05000175 V2 EN-US
Figure 228: Operating characteristic for ZMRPSB (68) function (setting parameters in italic)
The impedance measurement within ZMRPSB (68) function is performed by solving equation 103
and equation 104 (Typical equations are for phase A, similar equations are applicable for phases B
and C).
æVAö
Re ç ÷ £ Rset
è IA ø
EQUATION1557 V1 EN-US (Equation 103)
æVAö
Im ç ÷ £ Xset
è IA ø
EQUATION1558 V1 EN-US (Equation 104)
To avoid load encroachment, the resistive reach is limited in forward direction by setting the
parameter RLdOutFw which is the outer resistive load boundary value while the inner resistive
boundary is calculated according to equation 105.
410
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
RLdInFw = kLdRFw·RLdOutFw
EQUATION1185 V2 EN-US (Equation 105)
where:
kLdRFw is a settable multiplication factor less than 1
The slope of the load encroachment inner and outer boundary is defined by setting the parameter
LdAngle.
The load encroachment in the fourth quadrant uses the same settings as in the first quadrant
(same LdAngle and RLdOutFw and calculated value RLdInFw).
The quadrilateral characteristic in the first quadrant is tilted to get a better adaptation to the
distance measuring zones. The angle is the same as the line angle and derived from the setting of
the reactive reach inner boundary X1InFw and the line resistance for the inner boundary R1LIn. The
fault resistance coverage for the inner boundary is set by the parameter R1FInFw.
From the setting parameter RLdOutFw and the calculated value RLdInFw a distance between the
inner and outer boundary, DFw, is calculated. This value is valid for R direction in first and fourth
quadrant and for X direction in first and second quadrant.
To avoid load encroachment in reverse direction, the resistive reach is limited by setting the
parameter RLdOutRv for the outer boundary of the load encroachment zone. The distance to the
inner resistive load boundary RLdInRv is determined by using the setting parameter kLdRRv in
equation 106.
RLdInRv = kLdRRv·RLdOutRv
EQUATION1187 V2 EN-US (Equation 106)
where:
kLdRRv is a settable multiplication factor less than 1
From the setting parameter RLdOutRv and the calculated value RLdInRv, a distance between the
inner and outer boundary, DRv, is calculated. This value is valid for R direction in second and third
quadrant and for X direction in third and fourth quadrant.
The inner resistive characteristic in the second quadrant outside the load encroachment part
corresponds to the setting parameter R1FInRv for the inner boundary. The outer boundary is
internally calculated as the sum of DRv+R1FInRv.
The inner resistive characteristic in the third quadrant outside the load encroachment zone
consist of the sum of the settings R1FInRv and the line resistance R1LIn. The angle of the tilted
lines outside the load encroachment is the same as the tilted lines in the first quadrant. The
distance between the inner and outer boundary is the same as for the load encroachment in
reverse direction, that is DRv.
411
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
The inner characteristic for the reactive reach in forward direction correspond to the setting
parameter X1InFw and the outer boundary is defined as X1InFw + DFw,
where:
DFw = RLdOutFw - KLdRFw · RLdOutFw
The inner characteristic for the reactive reach in reverse direction correspond to the setting
parameter X1InRv for the inner boundary and the outer boundary is defined as X1InRv + DRv.
where:
DRv = RLdOutRv - KLdRRv · RLdOutRv
The operation of the Power swing detection ZMRPSB (68) is only released if the magnitude of the
current is above the setting of the min operating current, IMinPUPG.
• The 1 out of 3 operating mode is based on detection of power swing in any of the three
phases. Figure 229 presents a composition of an internal detection signal DET-A in this
particular phase.
• The 2 out of 3 operating mode is based on detection of power swing in at least two out of
three phases. Figure 230 presents a composition of the detection signals DET1of3 and
DET2of3.
Signals ZOUT_n (outer boundary) and ZIN_n (inner boundary) in figure 229 are related to the
operation of the impedance measuring elements in each phase separately (n represents the
corresponding A, B and C). They are internal signals, calculated by ZMRPSB (68) function.
The tP1 timer in figure 229 serve as detection of initial power swings, which are usually not as fast
as the later swings are. The tP2 timer become activated for the detection of the consecutive
swings, if the measured impedance exit the operate area and returns within the time delay, set on
the tW waiting timer. The upper part of figure 229 (internal input signal ZOUT_A, ZIN_A, AND-gates
and tP-timers) are duplicated for phase B and C. All tP1 and tP2 timers in the figure have the same
settings.
412
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
ZOUTA AND
0-tP1
ZINA 0 OR
-loop
0-tP2
-loop
AND
0
OR DET-A
AND AND
ZOUTB OR
ZOUTC
detected 0
0-tW
ANSI05000113-2-en.vsd
ANSI05000113 V2 EN-US
DET-A
DET-B DET1of3 - int.
OR
DET-C
AND
DET2of3 - int.
AND OR
AND
ANSI01000057-2-en.vsd
ANSI01000057 V2 EN-US
Figure 230: Detection of power swing for 1-of-3 and 2-of-3 operating mode
413
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
ZOUT_A ZOUT
OR
ZOUT_B ZIN_A
ZIN
ZOUT_C AND ZIN_B OR
ZIN_C
TRSP 0 AND
0-tGF
I0CHECK
AND 10ms
BLK_I0 0 OR
DET2of3 - int. OR 0
0-tH
REL2PH
AND
BLK2PH OR PICKUP
AND
EXT_PSD
en05000114-1-ansi.vsd
ANSI05000114 V2 EN-US
Figure 231 presents a simplified logic diagram for the Power swing detection function ZMRPSB
(68). The internal signals DET1of3 and DET2of3 relate to the detailed logic diagrams in figure 229
and figure 230 respectively.
Selection of the operating mode is possible by the proper configuration of the functional input
signals REL1PH, BLK1PH, REL2PH, and BLK2PH.
The load encroachment characteristic can be switched off by setting the parameter
OperationLdCh = Disabled, but notice that the DFw and DRv will still be calculated from RLdOutFw
and RLdOutRv. The characteristic will in this case be only quadrilateral.
There are four different ways to form the internal INHIBIT signal:
• Logical 1 on functional input BLOCK inhibits the output PICKUP signal instantaneously.
• The INHIBIT internal signal is activated, if the power swing has been detected and the
measured impedance remains within its operate characteristic for the time, which is longer
414
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
than the time delay set on tR2 timer. It is possible to disable this condition by connecting the
logical 1 signal to the BLK_SS functional input.
• The INHIBIT internal signal is activated after the time delay, set on tR1 timer, if an ground-fault
appears during the power swing (input IOCHECK is high) and the power swing has been
detected before the ground-fault (activation of the signal I0CHECK). It is possible to disable
this condition by connecting the logical 1 signal to the BLK_I0 functional input.
• The INHIBIT logical signals becomes logical 1, if the functional input I0CHECK appears within
the time delay, set on tGF timer and the impedance has been seen within the outer
characteristic of ZMRPSB (68) operate characteristic in all three phases. This function
prevents the operation of ZMRPSB (68) function in cases, when the circuit breaker closes onto
persistent single-pole fault after single-pole autoreclosing dead time, if the initial single-pole
fault and single-pole opening of the circuit breaker causes the power swing in the remaining
two phases.
7.14.1 Identification
SEMOD155890-2 v4
Automatic switch onto fault logic ZCVPSOF is a function that gives an instantaneous trip at the
closing of breaker onto a fault. A dead-line detection check is provided to activate ZCVPSOF when
the line is dead.
415
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Mho distance protections cannot operate for switch onto fault condition when the phase voltages
are close to zero. An additional logic based on VI Level is used for this purpose.
ZCVPSOF
I3P* TRIP
V3P*
BLOCK
START_DLYD
BC
ZACC
ANSI06000459-3-en.vsdx
ANSI06000459 V3 EN-US
PID-3875-INPUTSIGNALS v8
PID-3875-OUTPUTSIGNALS v7
416
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
PID-3875-SETTINGS v8
The automatic switch onto fault logic ZCVPSOF can be activated externally (by the breaker-closed
input) or internally (automatically) with the dead-line detection using the VI level-based logic.
417
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
When the setting AutoInitMode is DLD disabled, ZCVPSOF is activated by an external binary input
BC.
When the setting AutoInitMode is set to either Voltage, Current or Current & Voltage modes,
ZCVPSOF is activated by the dead-line detection.
The activation from the dead-line detection function is released if the internal signal DeadLine
from the UlLevel Detector function is activated at the same time as the inputs ZACC and
START_DLYD are not activated at least for the duration of tDLD. The internal signal DeadLine from
the UlLevel Detector function is activated under any of the following conditions:
• If all three-phase currents are below the setting IPh< and the AutoInitMode setting is set to
Current
• If all three-phase voltages are below the setting UPh< and the AutoInitMode setting is set to
Voltage
• If all three-phase currents and voltages are below the settings IPh< and UPh< and the
AutoInitMode setting is set to Current & Voltage
To get the TRIP signal, one of the different operate modes must also be selected with the Mode
parameter.
• Mode = Impedance; TRIP is released if the input ZACC is activated (connected normally to the
nondirectional distance protection zone) or the START_DLYD input is activated with a set time
delay of tOperate
• Mode = UlLevel; TRIP is released if UlLevel detector is activated
• Mode = UlLvl&Imp; TRIP is released based either on the impedance-measured criteria or
UlLevel detection
The SOTF UlLevel Detector logic is based on current and voltage levels. The internal signal
SOTFUILevel is activated if the phase voltage is below the set UPh< and the corresponding phase
current is above the set IPh< for a time longer than the duration set by tDuration.
The measured phase voltages and currents are provided as service values.
418
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
BLOCK
AND 0 TRIP
15
BC
AutiInit=On
OR 0
ZACC AND 200
0 1000
IL1
deadLine
IL2
IL3
VA VILevel detector
VB
VC
IphPickup
SOTFVILevel
VphPickup
AND
Mode = Impedance
AND OR
Mode = UILevel
OR
AND
Mode = UILvl&Imp
en07000084_ansi.vsd
ANSI07000084 V1 EN-US
Figure 233: Simplified logic diagram for Automatic switch onto fault logic
M16043-1 v11
419
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
7.15.1 Identification
SEMOD175682-2 v3
• Communication and tripping part: provides selective tripping on the basis of special distance
protection zones and a scheme communication logic, which are not blocked during the
system oscillations.
• Blocking part: blocks unwanted operation of instantaneous distance protection zone 1 for
oscillations, which are initiated by faults and their clearing on the adjacent power lines and
other primary elements.
PSLPSCH
BLOCK TRIP
STZMUR STZMURPS
STZMOR BLKZMUR
STPSD BLKZMOR
STDEF CS
STZMPSD
CACC
AR1P1
CSUR
CR
ANSI07000026-3-en.vsd
ANSI07000026 V3 EN-US
420
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
7.15.4 Signals
PID-3664-INPUTSIGNALS v6
PID-3664-OUTPUTSIGNALS v6
7.15.5 Settings
PID-3664-SETTINGS v5
421
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Communication and tripping logic as used by the power swing distance protection zones is
schematically presented in figure 235.
PUDOG
AR1P1 AND
PUPSD
CS
BLOCK AND 0-tCS AND
0
CSUR
BLKZMUR
AND
0
0-tTrip 0-tBlkTr
0
PLTR_CRD TRIP
OR
CR AND
en06000236_ansi.en
ANSI06000236 V1 EN-US
Figure 235: Simplified logic diagram – power swing communication and tripping logic
The complete logic remains blocked as long as there is a logical one on the BLOCK functional input
signal. Presence of the logical one on the PUDOG functional input signal also blocks the logic as
long as this block is not released by the logical one on the AR1P1 functional input signal. The
functional output signal BLKZMUR remains logical one as long as the function is not blocked
externally (BLOCK is logical zero) and the ground-fault is detected on protected line (PUDOG is
logical one), which is connected in three-phase mode (AR1P1 is logical zero). Timer tBlkTr prolongs
the duration of this blocking condition, if the measured impedance remains within the operate
area of the Power Swing Detection (ZMRPSB, 68) function (PUPSD input active). The BLKZMUR can
be used to block the operation of the power-swing zones.
Logical one on functional input CSUR, which is normally connected to the TRIP functional output of
a power swing carrier sending zone, activates functional output CS, if the function is not blocked
by one of the above conditions. It also activates the TRIP functional output.
Initiation of the CS functional output is possible only, if the PUPSD input has been active longer
than the time delay set on the security timer tCS.
Simultaneous presence of the functional input signals CACC and CR (local trip condition) also
activates the TRIP functional output, if the function is not blocked by one of the above conditions
and the PUPSD signal has been present longer then the time delay set on the trip timer tTrip.
Figure 236 presents the logical circuits, which control the operation of the underreaching zone
(zone 1) at power swings, caused by the faults and their clearance on the remote power lines.
422
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
AND
BLKZMOR
AND
PUZMUR
PUZMURPS
BLOCK AND 0-tZL OR
0 AND
PUZMOR
PUZMPSD AND 0-tDZ
0 OR
PUPSD
AND
-loop
en06000237_ansi.vsd
ANSI06000237 V1 EN-US
Figure 236: Control of underreaching distance protection (Zone 1) at power swings caused by
the faults and their clearance on adjacent lines and other system elements
The logic is disabled by a logical one on functional input BLOCK. It can start only if the following
conditions are simultaneously fulfilled:
• PUPSD functional input signal must be a logical zero. This means, that Power swing detection
(ZMRPSB, 68) function must not detect power swinging over the protected power line.
• PUZMPSD functional input must be a logical one. This means that the impedance must be
detected within the external boundary of ZMRPSB (68) function.
• PUZMOR functional input must be a logical one. This means that the fault must be detected
by the overreaching distance protection zone, for example zone 2.
The PUZMURPS functional output, which can be used in complete terminal logic instead of a
normal distance protection zone 1, becomes active under the following conditions:
• If the PUZMUR signal appears at the same time as the PUZMOR or if it appears with a time
delay, which is shorter than the time delay set on timer tDZ.
• If the PUZMUR signal appears after the PUZMOR signal with a time delay longer than the delay
set on the tDZ timer, and remains active longer than the time delay set on the tZL timer.
The functional output signal can be used to block the operation of the higher distance protection
zone, if the fault has moved into the zone 1 operate area after tDZ time delay.
423
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
SEMOD171935-5 v5
7.16.1 Identification
SEMOD158949-2 v4
7.16.2 Functionality
SEMOD143246-17 v7
Sudden events in an electric power system such as large changes in load, fault occurrence or fault
clearance, can cause power oscillations referred to as power swings. In a non-recoverable
situation, the power swings become so severe that the synchronism is lost, a condition referred to
as pole slipping. The main purpose of the pole slip protection (PSPPPAM ,78) is to detect, evaluate,
and take the required action for pole slipping occurrences in the power system.
424
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
PSPPPAM (78)
I3P* TRIP
V3P* TRIP1
BLOCK TRIP2
BLKGEN PICKUP
BLKMOTOR ZONE1
EXTZONE1 ZONE2
GEN
MOTOR
SFREQ
SLIPZOHM
SLIPZPER
VCOS
VCOSPER
ANSI10000045-1-en.vsd
ANSI10000045 V1 EN-US
7.16.4 Signals
PID-3526-INPUTSIGNALS v3
PID-3526-OUTPUTSIGNALS v3
425
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
7.16.5 Settings
PID-3526-SETTINGS v3
426
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
If the generator is faster than the power system, the rotor movement in the impedance and
voltage diagram is from right to left and generating is signaled. If the generator is slower than the
power system, the rotor movement is from left to right and motoring is signaled (the power
system drives the generator as if it were a motor).
The movements in the impedance plane can be seen in Figure 238. The transient behavior is
described by the transient EMF's EA and EB, and by X'd, XT and the transient system impedance ZS.
427
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Zone 1 Zone 2
EB X’d XT XS EA
IED
B A
jX
XS
Pole slip
impedance XT
d Apparent generator
movement impedance R
X’d
IEC06000437_2_en.vsd
IEC06000437 V2 EN-US
where:
X'd = transient reactance of the generator
• the minimum current exceeds 0.10 IN (IN is IBase parameter set under general setting).
• the maximum voltage falls below 0.92 VBase
• the voltage Ucosφ (the voltage in phase with the generator current) has an angular velocity of
0.2...8 Hz and
• the corresponding direction is not blocked.
428
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
en07000004.vsd
IEC07000004 V1 EN-US
Figure 239: Different generator quantities as function of the angle between the equivalent
generators
An alarm is given when movement of the rotor is detected and the rotor angle exceeds the angle
set for 'WarnAngle'.
When the impedance crosses the slip line between ZB and ZC it counts as being in zone 1 and
between ZC and ZA in zone 2. The entire distance ZA-ZB becomes zone 1 when signal EXTZONE1 is
high (external device detects the direction of the centre of slipping).
After the first slip, the signals ZONE1 or ZONE2 and – depending on the direction of slip - either
GEN or MOTOR are issued.
Every time pole slipping is detected, the impedance of the point where the slip line is crossed and
the instantaneous slip frequency are displayed as measurements.
Further slips are only detected, if they are in the same direction and if the rate of rotor movement
has reduced in relation to the preceding slip or the slip line is crossed in the opposite direction
outside ZA-ZB. A further slip in the opposite direction within ZA-ZB resets all the signals and is
then signalled itself as a first slip.
The TRIP1 tripping command and signal are generated after N1 slips in zone 1, providing the rotor
angle is less than TripAngle. The TRIP2 signal is generated after N2 slips in zone 2, providing the
rotor angle is less than TripAngle.
429
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
PICKUP
AND
0.2 Slip.Freq. 8 Hz
startAngle
ZONE1
AND
Z cross line ZC - ZB
ZONE2
AND
Z cross line ZA - ZC
Counter
a
ab
N1Limit b TRIP1
AND
tripAngle OR
TRIP
Counter
a
ab
N2Limit b TRIP2
AND
ANSI07000005.vsd
ANSI07000005 V2 EN-US
Figure 240: Simplified logic diagram for pole slip protection PSPPPAM (78)
GUID-88E02516-1BFE-4075-BEEB-027484814697 v2
430
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
7.17.1 Identification
GUID-BF2F1533-BA39-48F0-A55C-0B13A393F780 v2
<
The out-of-step protection OOSPPAM (78) function in the IED can be used for both generator
protection and as well for line protection applications.
The main purpose of the OOSPPAM (78) function is to detect, evaluate, and take the required
action during pole slipping occurrences in the power system.
The OOSPPAM (78) function detects pole slip conditions and trips the generator as fast as
possible, after the first pole-slip if the center of oscillation is found to be in zone 1, which normally
includes the generator and its step-up power transformer. If the center of oscillation is found to
be further out in the power system, in zone 2, more than one pole-slip is usually allowed before the
generator-transformer unit is disconnected. A parameter setting is available to take into account
the circuit breaker opening time. If there are several out-of-step relays in the power system, then
the one which finds the center of oscillation in its zone 1 should operate first.
Two current channels I3P1 and I3P2 are available in OOSPPAM function to allow the direct
connection of two groups of three-phase currents; that may be needed for very powerful
generators, with stator windings split into two groups per phase, when each group is equipped
with current transformers. The protection function performs a simple summation of the currents
of the two channels I3P1 and I3P2.
OOSPPAM (78)
I3P1* TRIP
I3P2* TRIPZ1
V3P* TRIPZ2
BLOCK PICKUP
BLKGEN GENMODE
BLKMOT MOTMODE
EXTZ1 R
X
SLIPFREQ
ROTORANG
VCOSPHI
ANSI14000055-1-en.vsd
ANSI12000188 V2 EN-US
431
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
7.17.4 Signals
PID-3539-INPUTSIGNALS v9
PID-3539-OUTPUTSIGNALS v9
432
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
7.17.5 Settings
PID-3539-SETTINGS v9
433
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
General
Under balanced and stable conditions, a generator operates with a constant rotor angle (power
angle), delivering active electrical power to the power system, which is approximately equal to the
input mechanical power on the generator axis.The currents and voltages are constant and stable.
An out-of-step condition is characterized by periodic changes in the rotor angle, that leads to a
wild flow of the synchronizing power; so there are also periodic changes of rotational speed,
currents and voltages. When displayed in the complex impedance plane, these changes are
characterized by a cyclic change in the complex load impedance Z(R, X) as measured at the
terminals of the generator, or at the location of the instrument transformers of a power line
connecting two power subsystems. This is shown in Figure 242.
434
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
1.5 ¬ trajectory
of Z(R, X)
to the 3rd
The 2nd pole-slip
1 The 1st X in Ohms
pole slip
pole slip
occurred Pre-disturbance
occurred
RE normal load
- - -- -
Imaginary part (X) of Z in Ohms
- - - - ----------- - - - - Z(R, X)
0.5 - 3 ---- - --- --
Zone 2 -- -- 1 ---- -
- - 2 -- - 0
- --- - -
^ --^ ^ ^ ^----^ ^ ^ ^ ^ ^ ^ ---- -
- - ^ -^- ^ ^ ^ --^
Zone 1 - ---- - -
0 - -- relay ---- -
- - - -
limit of reach® -
- ---
--- -
- R in Ohms
- -- -
- -
-- -- - -
- --
lens determined - - ®----- ------ -
0- -® pre-disturbance Z(R, X)
- -
-0.5 by the setting - - - - -------- - - - - -
1 ® Z(R, X) under 3-phase fault
Pickup Angle = 120° SE
2 ® Z(R, X) when fault cleared
3® Z when pole-slip declared
-1
-1.5 -1 -0.5 0 0.5 1 1.5
Real part (R) of Z in Ohms
ANSI10000109-1-en.vsd
ANSI10000109 V1 EN-US
Figure 242: Loci of the complex impedance Z(R, X) for a typical case of generator losing step
after a short circuit that was not cleared fast enough
Under typical, normal load conditions, when the protected generator supplies the active and the
reactive power to the power system, the complex impedance Z(R, X) is in the 1st quadrant, point 0
in Figure 242. One can see that under a three-phase fault conditions, the centre of oscillation is at
the point of fault, point 1, which is logical, as all three voltages are zero or near zero at that point.
Under the fault conditions the generator accelerated and when the fault was finally cleared, the
complex impedance Z(R, X) jumped to the point 2. By that time, the generator has already lost its
step, Z(R, X) continues its way from the right-hand side to the left-hand side, and the 1st pole-slip
cannot be avoided. If the generator is not immediately disconnected, it will continue pole-slipping
— see Figure 242, where two pole-slips (two pole-slip cycles) are shown. Under out-of-step
conditions, the centre of oscillation is where the locus of the complex impedance Z(R, X) crosses
the (impedance) line connecting the points SE (Sending End), and RE (Receiving End). The point on
the SE – RE line where the trajectory of Z(R, X) crosses the impedance line can change with time
and is mainly a function of the internal induced voltages at both ends of the equivalent two-
machine system, that is, at points SE and RE.
Rotor (power) angle δ can be thought of as the angle between the two lines, connecting point 0 in
Figure 242, that is, Z(R, X) under normal load, with the points SE and RE, respectively. These two
lines are not shown in Figure 242. Normal values of the power angle, that is, under stable, steady-
state, load conditions, are from 30 to 60 electrical degrees. It can be observed in Figure 243 that
the angle reaches 180 degrees when the complex impedance Z(R, X) crosses the impedance line SE
– RE. It then changes the sign, and continues from -180 degrees to 0 degrees, and so on. Figure
243 shows the rotor (power) angle and the magnitude of Z(R, X) against time for the case from
Figure 242.
435
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
4
|Z| in Ohms
rotor (power)
3 normal angle in rad
angle
Impe dance Z in Ohm and rotor a ngle in radian ® load
Z(R, X) unde r fa ult lies |Z|
2
on the impe dance line
or nea r (for 3-ph faults )
1
0
0
fault 500 ms
-1 fa ult
occ urrs
Unde r 3-pha s e fa ult
condition rotor a ngle 3
-2
of a pp. ±180 de gre e s
is m e a s ure d ...
2
-3 Z(R,X) cros s e d
1 1 the im pe da nce line , Z-line ,
conne cting points S E - RE
-4
0 200 400 600 800 1000 1200 1400
Time in millis econds ®
IEC10000110-2-en.vsd
IEC10000110 V2 EN-US
Figure 243: Rotor (power) angle and magnitude of the complex impedance Z(R, X) against the
time
In order to be able to fully understand the principles of OOSPPAM (78), a stable case, that is, a case
where the disturbance does not make a generator to go out-of-step, must be shown.
436
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
1
SE RE
G X [Ohm]
0.8 Z(R,X) 20 ms
fault
relay after line out
- - - RE - - -
0.6 - - --
-- ----------- - pre-fault
Imaginary part (X) of Z in Ohms → - ---- - - 4 -
zone 2 -
-- -- ---
- - Z(R,X)
0.4 - -- - --- 2 -
- -
- --- -1 5
- --- fault→
- -- -
0.2 X-line → ^ -^ ^ ^ ^ ---^ ^ 3 -- -
- -
- ^ ^ ^ ^ ^ ^ --^- ^ ^ -
- -- Z-line→ -- ^ -^ 0
-- --
- -- -- - 6
0 - -- - - -
- -
- -
- -
limit of -- - R
- -- relay lens → --- -
-- -
-0.2 reach - -- 110° ---- -
zone 1- - --- -
-- -
-
--- -
- --- --- -
-0.4 -- --- ------ --
-- ------ -
- - - - -
-0.6 SE - - -
0 → pre-fault Z(R, X)
this circle forms 3 → Z(R, X) under fault
-0.8 the right-hand side 5 → Z 20 ms after line out
edge of the lens 6 → pow er line reclosed
-1
-1 -0.5 0 0.5 1 1.5
Real part (R) of Z in Ohms → ANSI10000111-1-en.vsd
ANSI10000111 V1 EN-US
Figure 244: A stable case where the disturbance does not make the generator to go out-of-
step
It shall be observed that for a stable case, as shown in Figure 244, where the disturbance does not
cause the generator to lose step, the complex impedance Z(R, X) exits the lens characteristic on
the same side (point 4) it entered it (point 2), and never re-enters the lens. In a stable case, where
the protected generator remains in synchronism, the complex impedance returns to quadrant 1,
and, after the oscillations fade, it returns to the initial normal load position (point 0), or near.
A precondition in order to be able to construct a suitable lens characteristic is that the power
system in which OOSPPAM (78) is installed, is modeled as a two-machine equivalent system, or as
a single machine – infinite bus equivalent power system. Then the impedances from the position
of OOSPPAM (78) in the direction of the normal load flow (that is from the measurement point to
the remote system) can be taken as forward. The lens characteristic, as shown in Figure242 and
Figure244, is obtained so that two equal in size but differently offset Mho characteristics are set
to overlap. The resultant lens characteristic is the loci of complex impedance Z(R, X) for which the
rotor (power) angle is constant, for example 110 degrees or 120 degrees; if the rotor (power) angle
approaches this value, then there is a high risk to have an out of step condition. The limit-of- reach
circle is constructed automatically by the algorithm; it is about 10% wider than the the circle that
has the line SE-RE as diameter (that is the out-of-step characteristic which corresponds to the
rotor (power) angle of 90 degrees). Figure 245 illustrates construction of the lens characteristic
for a power system.
437
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
X
Position of the OOS
- - RE - - -
0.6 - - - --- - relay is the origin of
- - -- --- - the R - X plane
- -- - -- -
- --- Ze -- -
- Zone 2 -- -- -
0.4 X-line - - - -- -
-- --
determined - -- Zline -- -
- -- -- -
by the ® ^ ^- ^ --- -- -
0.2 ^ ^ ^- ^ --
setting - ^ ^ ^ ^
Imaginary part (X) of Z in Ohms
- ^ ^ ^ --- ^ -
---
ReachZ1 - -- - ^ ^ ^-
Ztr -
- --
- -- - R
0 - Zone 1 -- --- -
-- relay -
- -- 120° -- Z(R,X) -
- -- --- -
- -- ¬ Z-line -- -
-0.2 - Zgen -
- -- -- -
limit-of-reach® - -- --
-¬ -the locus
-- - Lens is
circle depends on- -- -- -
- -- -- of constant rotor (power)
-0.4
the position of the - -- ---- -
-
- - -- - -- angle,
- e.g. 120°.
-
points SE and RE - - -- - - - - - - Lens' width determined
SE
-0.6 by the setting Pickup Angle
SE RE
ANSI10000113-1-en.vsd
ANSI10000113 V1 EN-US
438
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
The out-of-step relay, as in Figure 246 looks into the system and the impedances in that direction
are forward impedances:
Resistances are much smaller than reactances, but in general can not be neglected. The ratio
(ForwardX + ReverseX) / (ForwardR + ReverseR) determines the inclination of the Z-line,
connecting the point SE (Sending End) and RE (Receiving End), and is typically approximately 85
degrees. While the length of the Z-line depends on the values of ForwardX, ReverseX, ForwardR,
and ReverseR, the width of the lens is a function of the setting PickupAngle.The lens is broader for
smaller values of the PickupAngle, and becomes a circle for PickupAngle = 90 degrees.
When the complex impedance Z(R, X) enters the lens, pole slipping is imminent, and a pickup
signal is issued. The angle recommended to form the lens is 110 or 120 degrees, because it is this
rotor (power) angle where problems with dynamic stability usually begin. Rotor (power) angle 120
degrees is sometimes called “the angle of no return” because if this angle is reached under
generator power swings, the generator is most likely to lose step.
An out-of-step condition is characterized by periodic changes of the rotor angle, that leads to a
wild flow of the synchronizing power; so there are also periodic changes of rotational speed,
currents and voltages. When displayed in the complex impedance plane, these changes are
characterized by a cyclic change in the complex load impedance Z(R, X) as measured at the
terminals of the generator, or at the location of the instrument transformers of a power line
connecting two power sub-systems. This was shown in Figure 242. When a synchronous machine
is out-of-step, pole-slips occur. To recognize a pole-slip, the complex impedance Z(R,X) must
traverse the lens from right to left in case of a generator and in the opposite direction in case of a
motor. Another requirement is that the travel across the lens takes no less than a specific
minimum traverse time, typically 40...60 milliseconds. The above timing is used to discriminate a
fault from an out-of-step condition. In Figure 242, some important points on the trajectory of Z(R,
X) are designated. Point 0: the pre-fault, normal load Z(R, X). Point 1: impedance Z under a three-
phase fault with low fault resistance: Z lies practically on, or very near, the Z-line. Transition of the
measured Z from point 0 to point 1 takes app. 20 ms, due to Fourier filters. Point 2: Z immediately
after the fault has been cleared. Transition of the measured Z from point 1 to point 2 takes
approximately 20 ms, due to Fourier filters. The complex impedance then travels in the direction
from the right to the left, and exits the lens on the opposite side. When the complex impedance
exits the lens on the side opposite to its entrance, the 1st pole-slip has already occurred and more
pole-slips can be expected if the generator is not disconnected. Figure 242 shows two pole-slips.
Figures like Figure 242 and Figure 244 are always possible to draw by means of the analog output
data from the pole-slip function, and are of great help with eventual investigations of the
performance of the out-of-step function.
A pole-slip may be detected if it has a slip frequency lower than a maximum value fsMax. The
specific value of fsMax depends on the setting (parameter) PickupAngle (which determines the
439
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
width of the lens characteristic). A parameter in this calculation routine is the value of the
minimum traverse time, traverseTimeMin. The minimum traverse time is the minimum time that
the travel of the complex impedance Z(R, X) through the lens, from one side to the other, must last
in order to recognize that a pole-slip has occurred. The value of the internal constant
traverseTimeMin is a function of the set PickupAngle.For values of PickupAngle <= 110°,
traverseTimeMin = 50 ms. For values PickupAngle > 110°, traverseTimeMin = 40 ms. The expression
which relates the maximum slip frequency fsMax and the traverseTimeMin is as follows:
The minimum value of fsMax is 6.994 Hz. When PickupAngle = 110 degrees, fsMax = 7.777 Hz. This
implies, that the default PickupAngle = 110 degrees covers 90% of cases as, the typical final slip
frequency is between 2 - 5Hz. In practice, however, before the slip frequency, for example 7.777 Hz,
is reached, at least three pole-slips have occurred. In other words, if we consider a linear increase
of frequency from 50 Hz to 57.777 Hz, at least three pole-slips will occur (in fact: (57.777 - 50) / 2 =
3.889). The exact instantaneous slip-frequency expressed in Hz (corresponding to number of pole
slips per second) is difficult to calculate. The easiest and most exact method is to measure time
between two successive pole slips. This means that, the instantaneous slip-frequency is measured
only after the second pole-slip, if the protected machine is not already disconnected after the first
pole-slip. The measured value of slipsPerSecond (SLIPFREQ) is equal to the average slip-frequency
of the machine between the last two successive pole-slips.
Although out-of-step events are relatively rare, the out-of-step protection should take care of the
circuit breaker health. The electromechanical stress to which the breaker is exposed shall be
minimized. The maximum currents flowing under out-of-step conditions can be even greater that
those for a three-phase short circuit on generator terminals; see Figure 248. The currents flowing
are highest at rotor angle 180 degrees, and smallest at 0 degrees, where relatively small currents
flow. To open the circuit breaker at 180 degrees, when not only the currents are highest, but the
two internal (that is, induced) voltages at both ends are in opposition, could be fatal for the circuit
breaker. There are two methods available in order to minimize the stress; the second method is
more advanced than the first one.
440
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
X[Ohm]
0.6 trip RE - Receiving End (infinite bus)
region
loci of Z(R, X)
0.4 3
Imaginary part (X) of Z in Ohms →
no trip
region 1
here rotor here
0.2 2
angle rotor angle
is -90° no trip is +90°
rotor angle
region
= ±180°
0 no trip
relay
region R[Ohm]
inside ← Z - line connects
points SE & RE
-0.2 circle
← this circle
is loci of
outside the
the rotor
-0.4 circle is the trip
angle = 90°
region for
TripAngle <= 90° SE - Sending End (generator)
Figure 247: The imaginary offset Mho circle represents loci of the impedance Z(R, X) for
which the rotor angle is 90 degrees
441
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
35
very high currents due
← rotor angle
0
angle towards 0°
-5
0 200 400 600 800 1000 1200
Time in milliseconds →
IEC10000115-1-en.vsd
IEC10000115 V1 EN-US
Figure 248: Trip initiation when the break-time of the circuit breaker is known
At every execution of the function the following is calculated: active power P, reactive power Q,
rotor angle ROTORANG, quantity UCOSPHI, the positive-sequence current CURRENT and voltage
VOLTAGE. All other quantities, that can as well be read as outputs, are only calculated if the Z(R, X)
enters the limit of reach zone, which is a circle in the complex (R – X) plane. When the complex
impedance Z(R, X) enters the limit-of-reach region, the algorithm:
• determines in which direction the impedance Z moves, that is, the direction the lens is
traversed
• measures the time taken to traverse the lens from one side to the other one
If the traverse time is more than the limit 40 or 50 ms, a pole-slip is declared. If the complex
impedance Z(R, X) exits the lens on the same side it entered, then it is a stable case and the
protected machine is still in synchronism. If a pole-slip has been detected, then it is determined in
which zone the centre of oscillation is located. If the number of actual pole-slips exceeds the
maximum number of allowed pole-slips in either of the zones, a trip command is issued taking
care of the circuit breaker safety.
442
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
R R
UPSRE Calculation of X X
UPSIM R and X parts
of the complex Z(R,X)
UPSMAG
positive-
IPSRE
sequence Z(R,X) NO
IPSIM
impedance within limit of Return
Z(R, X) reach?
YES UCOSPHI
Z(R,X) ROTORANG
within lens NO
Function alert
characteristic?
SLIPFREQ
YES GENMODE
Z(R,X) MOTMODE
LEFT Z(R,X) RIGHT NO
exited lens
entered lens
on the left- hand
from?
Motor losing Generator losing side?
step ? step ?
YES
Was
traverse time NO
more than
Calculation of 50 ms?
P
positive- sequence YES (pole- slip!)
active power P, Q TRIP
>= 1
reactive power Q, Number
ZONE 2 NO
rotor angle UCOSPHI
of pole- slips
ROTORANG exceeded in TRIPZ1
a zone? Open
and
ROTORANG circuit
UCOSPHI ZONE 1 TRIPZ2
breaker
safely
IEC10000116-3-en.vsd
IEC10000116 V3 EN-US
7.18.1 Identification
SEMOD151937-2 v2
443
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
The Phase preference logic function PPLPHIZ is intended to be used in isolated or high impedance
grounded networks where there is a requirement to trip on only one of the faulty lines during a
cross-country fault. It can be used without preference to restrain trip for single ground faults with
a delayed zero-sequence current release.
For cross-country faults, the logic selects either the leading or lagging phase-ground loop for
measurement. It initiates trip on the preferred fault based on the selected phase preference. A
number of different phase preference combinations are available for selection.
PPLPHIZ provides an additional phase selection criteria, namely under voltage criteria, suitable for
cross-country faults. In radial networks, where there is no fault current in the phase with the
external fault, current or impedance based phase selection methods become ineffective. Hence,
only voltage can be used for phase selection. The phase selection result will be the same for all
bays on a bus since the voltage is the same, which is an important condition for tripping with
phase preference.
PPLPHIZ
I3P* BFI_3P
V3P* ZREL
BLOCK
RELAG
RELBG
RELCG
PHSEL
ANSI07000029-2-en.vsd
ANSI07000029 V2 EN-US
PID-6808-INPUTSIGNALS v2
444
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
PID-6808-OUTPUTSIGNALS v2
PID-6808-SETTINGS v2
PPLPHIZ is connected between the Distance protection zones ZMQPDIS and ZMQAPDIS and Phase
selection FDPSPDIS, see Figure 251. Depending on the setting, the original phase selection will be
supplemented with an additional voltage based phase selection inside PPLPHIZ and then filtered
through the phase preference logic in order to release only the preferred phases of the distance
zones.
445
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
ZMQAPDIS (21)
FDPSPDIS (21)
W2_CT_B_I3P I3P* TRIP
I3P* TRIP
W2_VT_B_v3P V3P* TR_A
V3P* BFI
FALSE BLOCK TR_B
BLOCK FWD_A PHS_L1 W2_FSD1-BLKZ LOVBZ TR_C
DIRCND FWD_B PHS_L2 FALSE BLKTR PICKUP
FWD_C PHS_L3 PHSEL PU_A
FWD_G
DIRCND PU_B
REV_A
PU_C
REV_B
PHPUND
REV_C
REV_G
NDIR_A ZMQPDIS (21)
NDIR_B
W2_CT_B_I3P I3P* TRIP
NDIR_C
W2_VT_B_v3P V3P* TR_A
NDIR_G FALSE BLOCK TR_B
FWD_1PH TR_C
W2_FSD1-BLKZ LOVBZ
FWD_2PH PICKUP
FALSE BLKTR
FWD_3PH
PHSEL PU_A
PHG_FLT
DIRCND PU_B
PHPH_FLT
PU_C
PHSELZ PHPUND
DLECND
PPLPHIZ
W2_CT_B_I3P I3P* BFI_3P
W2_VT_B_V3P V3P* ZREL
FALSE BLOCK
FALSE RELAG
FALSE RELBG
FALSE RELCG
PHSEL
ANSI06000552-2-en.vsd
ANSI06000552 V2 EN-US
The fundamental pickup criterion for a cross-country fault is a continuous residual current (3I0)
above setting level IN>.
Transient residual currents associated with single phase fault inception are not allowed to release
the distance protection. This is taken care of by a time-on-delay tIN, which should be set longer
than the expected duration of the transient.
If a single phase fault remains for some time, it is possible to bypass the tIN time delay, since the
next fault event is expected to be a two-phase fault. The criterion for this bypass is that the
residual voltage is greater than setting level 3U0> for a time longer than setting tUN. The time-off-
delay tOffUN is used to make sure that the bypass is steady during the cross-country fault.
The time delay for residual current pickup is also bypassed as soon as two low voltages are
detected during the cross-country fault (startUPP). See Figure 252.
446
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
Pick Up UPP
OR
tUN tOffUN
3V0 > 3V0> t t
(Non delayed IN start)
AND
tIN Pick UP IN
OR
3I0>IN> t
ANSI16000018-1-en.vsdx
ANSI16000018 V1 EN-US
During a cross-country fault, the phase with an external fault typically does not carry any fault
current, which will make it difficult for a conventional phase selection function to detect the fault.
Therefore, PPLPHIZ function provides an additional phase selection based on voltage.
PPLPHIZ is designed to detect two-phase faults based on under-voltage in two phases or between
two phases.
Vx < PU27PN
A
B OR Pickup V
AND
C
3V0PU
ANSI16000019-1-en.vsdx
ANSI16000019 V1 EN-US
447
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
startUL1
AND
startUL2
startUPP
AND OR
startUL3
AND
OperMode = No Filter
OR
AND
OperMode = NoPref
OR
RELL1N startL1
OR
OR
RELL2N startL2
OR
OR
RELL3N startL3
OR
OR
L1N
L2N
L3N
STCND Integer L1L2 zrelL1L2
to Bool
L2L3 zrelL2L3
L3L1 zrelL3L1
IEC16000105-1-en.vsdx
IEC16000105 V1 EN-US
The different operating modes (selected with OperMode setting) determine how the internal
status is used to release the phases of the connected distance protection.
No Filter mode is equivalent to connecting the phase selection directly to the distance protection.
startL1 zrelL1
startL2 zrelL2
startL3 zrelL3
IEC16000106-1-en.vsdx
IEC16000106 V1 EN-US
448
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
startL1
zrelL1
AND
startL2
zrelL2
AND
startL3
zrelL3
AND
startIN
IEC16000107-1-en.vsdx
IEC16000107 V1 EN-US
A logic is also included to handle the special case where only one start (startL1-3) is present.
The internal under-voltage phase selection always issues a release in at least two phases, but the
inputs RELL1-3N can be activated with some time apart. If no measures are taken, the phase
activated first will pass through the preference scheme and release the distance protection. Since
it could a be non-preferred phase, a time delay of 40 ms is provided to release if only one phase is
detected, in order to wait for the second phase to be activated. If no second phase is detected
within 40 ms, the single phase is released without preference.
• All three phases are involved in the fault and a cyclic scheme is selected
• No faulty phase can be detected due to an insufficient voltage drop
In both cases, no release signals come from the phase preference scheme. For these cases, an
additional logic is provided that releases all phases if there is no output from the preference
scheme after 40 ms from the activation of the residual current start.
Hence, if there is a residual current start, it is guaranteed that the distance protection is released
in at least one phase. This is valid for all phase preference schemes.
449
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
Preference
OperMode Scheme
Sheme
startL1 prefL1
INL1 OUTL1
startL2 prefL2
INL2 OUTL2
startL3 INL3 OUTL3
prefL3
More
than
one stIN
AND
true
startIN
40 ms
stIN40ms
t
IEC16000023-1-en.vsdx
IEC16000023 V1 EN-US
prefL1
OR zrelL1
AND
prefL2
OR zrelL2
AND
prefL3
OR zrelL3
AND
OR
AND
stIN40ms
stIN OR
IEC16000024-1-en.vsdx
IEC16000024 V1 EN-US
Table 236: Preferred phase for each cross-country fault type and operating mode
Operating mode start in L1 & L2 start in L2 & L3 start in L3 & L1
1231c L1 L2 L3
1321c L2 L3 L1
123a L1 L2 L1
132a L1 L3 L1
213a L2 L2 L1
231a L2 L2 L3
312a L1 L3 L3
321a L2 L3 L3
450
Technical manual
1MRK 505 344-UUS B Section 7
Impedance protection
All loop releasing signals are gathered in the binary coded integer output ZREL. The value of ZREL
can be calculated according to Equation 108.
The BLOCK input will only block the enabling signals for phase-to-earth loops,
phase-to-phase loops are still released. The PPLPHIZ is designed not to have any
influence on the phase-to-phase loops of the distance protection.
startU
AND
zrelL1
AND
zrelL2
AND L1N
zrelL3 L2N
AND L3N
Bool to ZREL
zrelL1L2 L1L2 Integer
zrelL2L3 L2L3
BLOCK zrelL3L1 L3L1
IEC16000108-1-en.vsdx
IEC16000108 V1 EN-US
451
Technical manual
Section 7 1MRK 505 344-UUS B
Impedance protection
452
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
8.1.1 Identification
M14880-1 v4
SYMBOL-Z V1 EN-US
The instantaneous three phase overcurrent function has a low transient overreach and short
tripping time to allow use as a high set short-circuit protection function.
PHPIOC (50)
I3P* TRIP
BLOCK TR_A
MULTPU TR_B
TR_C
ANSI04000391-2-en.vsd
ANSI04000391 V2 EN-US
PID-6519-INPUTSIGNALS v5
453
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
PID-6519-OUTPUTSIGNALS v5
PID-6519-SETTINGS v5
454
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
The sampled analog phase currents are pre-processed in a discrete Fourier filter (DFT) block. The
RMS value of each phase current is derived from the fundamental frequency components, as well
as sampled values of each phase current. These phase current values are fed to the instantaneous
phase overcurrent protection 3-phase output function PHPIOC (50). In a comparator the RMS
values are compared to the set operation current value of the function Pickup. If a phase current is
larger than the set operation current a signal from the comparator for this phase is set to true.
This signal will, without delay, activate the output signal TR_x(x=A, B or C) for this phase and the
TRIP signal that is common for all three phases.
There is an operation mode (OpModeSel) setting: 1 out of 3 or 2 out of 3. If the parameter is set to
1 out of 3 any phase trip signal will be activated. If the parameter is set to 2 out of 3 at least two
phase signals must be activated for trip.
There is also a possibility to activate a preset change of the set operation current (MultPU) via a
binary input (MULTPU). In some applications the operation value needs to be changed, for
example due to transformer inrush currents.
M12336-1 v11
455
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
8.2.1 Identification
M14885-1 v5
TOC-REVA V2 EN-US
The four step three-phase overcurrent protection function OC4PTOC (51/67) has independent
inverse time delay settings for steps 1 to 4.
All IEC and ANSI inverse time characteristics are available together with an optional user defined
time characteristic.
The directional function needs voltage as it is voltage polarized with memory. The function can be
set to be directional or non-directional independently for each of the steps.
A second harmonic blocking level can be set for the function and can be used to block each step
individually.
456
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
OC4PTOC (51_67)
I3P* TRIP
V3P* TRST1
BLOCK TRST2
BLKTR TRST3
BLK1 TRST4
BLK2 TR_A
BLK3 TR_B
BLK4 TR_C
MULTPU1 TRST1_A
MULTPU2 TRST1_B
MULTPU3 TRST1_C
MULTPU4 TRST2_A
TRST2_B
TRST2_C
TRST3_A
TRST3_B
TRST3_C
TRST4_A
TRST4_B
TRST4_C
PICKUP
PU_ST1
PU_ST2
PU_ST3
PU_ST4
PU_A
PU_B
PU_C
PU_ST1_A
PU_ST1_B
PU_ST1_C
PU_ST2_A
PU_ST2_B
PU_ST2_C
PU_ST3_A
PU_ST3_B
PU_ST3_C
PU_ST4_A
PU_ST4_B
PU_ST4_C
2NDHARM
DIR_A
DIR_B
DIR_C
ANSI06000187-2-en.vsd
ANSI06000187 V2 EN-US
8.2.4 Signals
PID-6498-INPUTSIGNALS v3
457
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
PID-6498-OUTPUTSIGNALS v3
458
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
8.2.5 Settings
PID-6498-SETTINGS v3
459
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
460
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
461
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
462
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
463
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
464
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
The Four step phase overcurrent protection OC4PTOC (51_67) is divided into four different sub-
functions, one for each step. For each step x , where x is step 1, 2, 3 and 4, an operation mode is set
by DirModeSelx: Disable/Non-directional/Forward/Reverse.
465
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
V3P
TRIP
Harmonic harmRestrBlock
Restraint
Element
enableDir
Mode Selection
enableStep1-4
DirectionalMode1-4
ANSI05000740-2-en.vsd
ANSI05000740 V2 EN-US
The sampled analog phase currents are processed in a pre-processing function block. Using a
parameter setting MeasType within the general settings for the four step phase overcurrent
protection 1 and 3-phase output function OC4PTOC (51/67), it is possible to select the type of the
measurement used for all overcurrent stages. It is possible to select either discrete Fourier filter
(DFT) or true RMS filter (RMS).
If DFT option is selected then only the RMS value of the fundamental frequency components of
each phase current is derived. Influence of DC current component and higher harmonic current
components are almost completely suppressed. If RMS option is selected then the true RMS values
is used. The true RMS value in addition to the fundamental frequency component includes the
contribution from the current DC component as well as from higher current harmonic. The
selected current values are fed to OC4PTOC (51/67).
In a comparator, the DFT or RMS values are compared to the set operation current value of the
function (Pickup1, Pickup2, Pickup3, Pickup4) for each phase current. If a phase current is larger
than the set operation current, outputs PICKUP, PU_STx, PU_A, PU_B and PU_C are activated
without delay. Output signals PU_A, PU_B and PU_C are common for all steps. This means that the
lowest set step will initiate the activation. The PICKUP signal is common for all three phases and all
466
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
steps. It shall be noted that the selection of measured value (DFT or RMS) do not influence the
operation of directional part of OC4PTOC (51/67) .
Service value for individually measured phase currents are also available on the local HMI for
OC4PTOC (51/67) function, which simplifies testing, commissioning and in service operational
checking of the function.
A harmonic restrain of the function can be chosen. A set 2nd harmonic current in relation to the
fundamental current is used. The 2nd harmonic current is taken from the pre-processing of the
phase currents and the relation is compared to a set restrain current level.
The function can be directional. The direction of the fault current is given as current angle in
relation to the voltage angle. The fault current and fault voltage for the directional function is
dependent of the fault type. To enable directional measurement at close in faults, causing low
measured voltage, the polarization voltage is a combination of the apparent voltage (85%) and a
memory voltage (15%). The following combinations are used.
Vref _ AB = VA - VB I dir _ AB = I A - I B
GUID-4F361BC7-6D91-47B5-8119-A27009C0AD6A V1 EN-US (Equation 109)
Vref _ BC = VB - VC I dir _ BC = I B - I C
ANSIEQUATION1450 V1 EN-US (Equation 110)
Vref _ CA = VC - VA I dir _ CA = IC - I A
ANSIEQUATION1451 V1 EN-US (Equation 111)
Vref _ A = VA I dir _ A = I A
ANSIEQUATION1452 V1 EN-US (Equation 112)
Vref _ B = VB I dir _ B = I B
ANSIEQUATION1453 V1 EN-US (Equation 113)
Vref _ C = VC I dir _ C = I C
ANSIEQUATION1454 V1 EN-US (Equation 114)
The polarizing voltage is available as long as the positive-sequence voltage exceeds 4% of the set
base voltage VBase. So the directional element can use it for all unsymmetrical faults including
close-in faults.
For close-in three-phase faults, the V1AM memory voltage, based on the same positive sequence
voltage, ensures correct directional discrimination.
The memory voltage is used for 100 ms or until the positive sequence voltage is restored.
467
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
• If the current is still above the set value of the minimum operating current (between 10 and
30% of the set terminal rated current IBase), the condition seals in.
• If the fault has caused tripping, the trip endures.
• If the fault was detected in the reverse direction, the measuring element in the reverse
direction remains in operation.
• If the current decreases below the minimum operating value, the memory resets until the
positive sequence voltage exceeds 10% of its rated value.
The directional setting is given as a characteristic angle AngleRCA for the function and an angle
window ROADir.
468
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
Reverse
Uref
RCA
ROA
ROA Forward
Idir
en05000745.vsd
IEC05000745 V1 EN-US
469
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
Reverse
Vref
RCA
ROA
ROA Forward
Idir
en05000745_ansi.vsd
ANSI05000745 V1 EN-US
A minimum current for directional phase pickup current signal can be set. PUMinOpPhSel is the
pickup level for directional evaluation of IA, IB and IC. The directional signals release the
overcurrent measurement in respective phases if their current amplitudes are higher than the
pickup level (PUMinOpPhSel) and the direction of the current is according to the set direction of
the step.
If no blockings are given, the pickup signals will start the timers of the step. The time
characteristic for each step can be chosen as definite time delay or inverse time characteristic. A
wide range of standardized inverse time characteristics is available.It is also possible to create a
tailor made time characteristic.
The possibilities for inverse time characteristics are described in section "Inverse characteristics".
All four steps in OC4PTOC (51/67) can be blocked from the binary input BLOCK. The binary input
BLKx (x=1, 2, 3 or 4) blocks the operation of respective step.
470
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
Characteristx=DefTime
|IOP| AND
a
a>b
OR 0-tx
Pickupx b
0
PUx
STx
AND
0-txMin
0 AND
Inve rse
Characteristx=Inve rse
DirModeSelx=Non-dire ctional
DirModeSelx=Forward
AND OR
FORWARD_Int
DirModeSelx=Reverse
AND
REVERSE_Int
ANSI12000008-3-en.vsd
ANSI12000008-3-en.vsd
ANSI12000008 V3 EN-US
I3P
DFWDLx
V3P DFWDLxx
DREVLx
Directional
Element
AngleRCA DREVLxx FORWARD_int
Directional
AngleROA Release REVERSE_int
Block
STLx
Greater
PUminOpPhSel Comparator
x- means three phases 1,2 and 3
xx – means phase to phase 12,23,31
ANSI15000266-1-en.vsdx
ANSI15000266 V1 EN-US
471
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
Different types of reset time can be selected as described in section "Inverse characteristics".
The function can be blocked from the binary input BLOCK. The pickup signals from the function
can be blocked from the binary input BLK.The trip signals from the function can be blocked from
the binary input BLKTR.
GUID-E3980B2D-EEDA-4BF1-A07D-E7B721130554 v6
A harmonic restrain of the directional phase overcurrent protection function OC4PTOC 51_67 can
be chosen. If the ratio of the 2nd harmonic component in relation to the fundamental frequency
component in a phase current exceeds the preset level defined by the parameter 2ndHarmStab
setting, any of the four overcurrent stages can be selectively blocked by the parameter
HarmBlockx setting. When the 2nd harmonic restraint feature is active, the OC4PTOC 51_67
function output signal ST2NDHRM will be set to the logical value one.
BLOCK
a
a>b
0.07*IBase b
a
a>b
b
Extract second AND
IOP
harmonic current a
a>b
component b
2ndH_BLOCK_Int
Extract
fundamental
current component
X
2ndHarmStab
IEC13000014-2-en.vsd
IEC13000014 V2 EN-US
When DirModex is set to Forward/Reverse and Ix> is set at its minimum value, that
is, 5.0% of IBase, the operation from the respective overcurrent step takes place at
20.0% of IBase. This is done to avoid unintentional maloperations during
unbalanced loading conditions that might appear in power systems and the
unbalanced loading condition might lead to a neutral current in the range of 10.0%
to 15.0% of IBase.
472
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
Independent time delay at 0 to 2 x Iset, step (0.000-60.000) s ±0.2% or ±35 ms whichever is greater
1-4
Minimum trip time for inverse curves , step (0.000-60.000) s ±0.2% or ±35 ms whichever is
1-4 greater
Inverse time characteristics, see table 1135, 16 curve types See table 1135, table 1137 and table
table 1137 and table 1139 1139
Trip time, pickup non-directional at 0 to 2 x Min. = 15 ms -
Iset
Max. = 30 ms
Reset time, pickup non-directional at 2 x Min. = 15 ms -
Iset to 0
Max. = 30 ms
Operate time, start non-directional at 0 to Min. = 5 ms -
10 x Iset Max. = 20 ms
473
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
8.3.1 Identification
M14887-1 v4
IEF V1 EN-US
The Instantaneous residual overcurrent protection EFPIOC (50N) has a low transient overreach
and short tripping times to allow the use for instantaneous ground-fault protection, with the
reach limited to less than the typical eighty percent of the line at minimum source impedance.
EFPIOC (50N) is configured to measure the residual current from the three-phase current inputs
and can be configured to measure the current from a separate current input.
EFPIOC (50N)
I3P* TRIP
BLOCK
BLKAR
MULTPU
ANSI06000269-2-en.vsd
ANSI06000269 V2 EN-US
PID-3574-INPUTSIGNALS v3
PID-3574-OUTPUTSIGNALS v2
474
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
PID-3574-SETTINGS v3
The sampled analog residual currents are pre-processed in a discrete Fourier filter (DFT) block.
From the fundamental frequency components of the residual current, as well as from the sample
values the equivalent RMS value is derived. This current value is fed to the Instantaneous residual
overcurrent protection (EFPIOC,50N). In a comparator the RMS value is compared to the set
operation current value of the function (Pickup). If the residual current is larger than the set
operation current a signal from the comparator is set to true. This signal will, without delay,
activate the output signal TRIP.
There is also a possibility to activate a preset change of the set operation current via a binary
input (enable multiplier MULTPU). In some applications the operation value needs to be changed,
for example due to transformer inrush currents.
EFPIOC (50N) function can be blocked from the binary input BLOCK. The trip signals from the
function can be blocked from the binary input BLKAR, that can be activated during single pole trip
and autoreclosing sequences.
475
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
M12340-2 v8
8.4.1 Identification
M14881-1 v5
The four step residual overcurrent protection EF4PTOC (51N/67N) has an inverse or definite time
delay independent for each step.
All IEC and ANSI time-delayed characteristics are available together with an optional user defined
characteristic.
EF4PTOC (51N/67N) can be set directional or non-directional independently for each of the steps.
476
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
IDir, VPol and IPol can be independently selected to be either zero sequence or negative sequence.
EF4PTOC (51N/67N) can also be used to provide a system back-up for example, in the case of the
primary protection being out of service due to communication or voltage transformer circuit
failure.
Residual current can be calculated by summing the three phase currents or taking the input from
neutral CT
EF4PTOC (51N_67N)
I3P* TRIP
V3P* TRST1
I3PPOL* TRST2
I3PDIR* TRST3
BLOCK TRST4
BLKTR TRSOTF
BLK1 PICK UP
BLK2 PUST1
BLK3 PUST2
BLK4 PUST3
MULTPU1 PUST4
MULTPU2 PUSOTF
MULTPU3 PUFW
MULTPU4 PUREV
52A 2NDHARMD
CLOSECMD
OPENCMD
ANSI06000424-4-en.vsd
ANSI06000424 V4 EN-US
PID-6529-INPUTSIGNALS v4
477
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
PID-6529-OUTPUTSIGNALS v4
478
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
PID-6529-SETTINGS v5
479
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
480
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
481
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
482
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
483
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
484
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
M13941-51 v6
This function has the following three “Analog Inputs” on its function block in the configuration
tool:
1. I3P, input used for “Operating Quantity”. Supply the zero-sequence magnitude measuring
functionality.
2. V3P, input used for “Voltage Polarizing Quantity”. Supply either zero or negative sequence
voltage to the directional functionality
3. I3PPOL, input used for “Current Polarizing Quantity”. Provide polarizing current to the
directional functionality. This current is normally taken from the grounding of a power
transformer.
4. I3PDIR, input used for “Directional detection”. Supply either zero or negative sequence current
to the directional functionality.
These inputs are connected from the corresponding pre-processing function blocks in the
Configuration Tool within PCM600.
The function always uses Residual Current (3I0) for its operating quantity. The residual current can
be:
1. directly measured (when a dedicated CT input of the IED is connected in PCM600 to the
fourth analog input of the pre-processing block connected to EF4PTOC (51N/67N) function
input I3P). This dedicated IED CT input can be for example, connected to:
485
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
I op = 3 × Io = IA + IB + IC
EQUATION2011-ANSI V1 EN-US (Equation 115)
where:
IA, IB, IC are fundamental frequency phasors of three individual phase currents.
The residual current is pre-processed by a discrete Fourier filter. Thus the phasor of the
fundamental frequency component of the residual current is derived. The phasor magnitude is
used within the EF4PTOC (51N/67N) protection to compare it with the set operation current value
of the four steps (Pickup1, Pickup2, Pickup3 or Pickup4). If the residual current is larger than the
set operation current and the step is used in non-directional mode a signal from the comparator
for this step is set to true. This signal will, without delay, activate the output signal PUSTx (x=step
1-4) for this step and a common PICKUP signal.
A polarizing quantity is used within the protection in order to determine the direction to the
ground fault (Forward/Reverse).
The function can be set to use voltage polarizing, current polarizing or dual polarizing.
Voltage polarizing
When voltage polarizing is selected the protection will use the residual voltage -3V0 as polarizing
quantity V3P.
1. directly measured (when a dedicated VT input of the IED is connected in PCM600 to the fourth
analog input of the pre-processing block connected to EF4PTOC (51N/67N) function input
V3P). This dedicated IED VT input shall be then connected to open delta winding of a three
phase main VT.
2. calculated from three phase voltage input within the IED (when the fourth analog input into
the pre-processing block connected to EF4PTOC (51N/67N) analog function input V3P is NOT
486
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
connected to a dedicated VT input of the IED in PCM600). In such case the pre-processing
block will calculate -3V2 from the first three inputs into the pre-processing block by using the
following formula:
where:
VA, VB, VC are fundamental frequency phasors of three individual phase voltages.
In order to use this, all three phase-to-ground voltages must be connected to three
IED VT inputs.
The residual voltage is pre-processed by a discrete fourier filter. Thus, the phasor of the
fundamental frequency component of the residual voltage is derived.
This phasor is used together with the phasor of the operating directional current, in order to
determine the direction to the ground fault (Forward/Reverse). In order to enable voltage
polarizing the magnitude of polarizing voltage shall be bigger than a minimum level defined by
setting parameter VpolMin.
It shall be noted that residual voltage (-3V0) or negative sequence voltage (-3V2) is used to
determine the location of the ground fault. This insures the required inversion of the polarizing
voltage within the ground-fault function.
Current polarizing
When current polarizing is selected the function will use an external residual current (3I0) as
polarizing quantity IPol. This current can be:
1. directly measured (when a dedicated CT input of the IED is connected in PCM600 to the
fourth analog input of the pre-processing block connected to EF4PTOC (51N/67N) function
input I3PPOL). This dedicated IED CT input is then typically connected to one single current
transformer located between power system WYE point and ground (current transformer
located in the WYE point of a WYE connected transformer winding).
• For some special line protection applications this dedicated IED CT input can be
connected to parallel connection of current transformers in all three phases (Holm-
Green connection).
2. calculated from three phase current input within the IED (when the fourth analog input into
the pre-processing block connected to EF4PTOC (51N/67N) function analog input I3PPOL is
NOT connected to a dedicated CT input of the IED in PCM600). In such case the pre-
processing block will calculate 3I0 from the first three inputs into the pre-processing block by
using the following formula:
I Pol = 3 × Io = IA + IB + IC
EQUATION2019-ANSI V1 EN-US (Equation 119)
where:
IA, IB and IC are fundamental frequency phasors of three individual phase currents.
487
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
The residual current is pre-processed by a discrete fourier filter. Thus the phasor of the
fundamental frequency component of the polarizing current is derived. This phasor is then
multiplied with pre-set equivalent zero-sequence source Impedance in order to calculate
equivalent polarizing voltage VIPol in accordance with the following formula:
which will be then used, together with the phasor of the operating current, in order to determine
the direction to the ground fault (Forward/Reverse).
In order to enable current polarizing the magnitude of polarizing current shall be bigger than a
minimum level defined by setting parameter IPolMin.
Dual polarizing
When dual polarizing is selected the function will use the vectorial sum of the voltage based and
current based polarizing in accordance with the following formula:
Vpol and Ipol can be either zero sequence component or negative sequence component depending
upon the user selection.
Then the phasor of the total polarizing voltage VTotPol will be used, together with the phasor of
the operating current, to determine the direction of the ground fault (Forward/Reverse).
The individual steps within the protection can be set as non-directional. When this setting is
selected it is then possible via function binary input BLKx to provide external directional control
(that is, torque control) by for example using one of the following functions if available in the IED:
Zero sequence components will be used for detecting directionality for ground fault function. In
some cases zero sequence quantities might detect directionality wrong. Negative sequence
quantities will be used in such scenario. The user can select either zero sequence components or
negative sequence components for detecting directionality with the parameter SeqTypeIPol.
I3PDIR input always connected to the same source as I3P input.
The base quantities are entered as global settings for all functions in the IED. Base current (IBase)
shall be entered as rated phase current of the protected object in primary amperes. Base voltage
(VBase) shall be entered as rated phase-to-phase voltage of the protected object in primary kV.
488
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
Each overcurrent step uses operating quantity Iop (residual current) as measuring quantity. Each
of the four residual overcurrent steps has the following built-in facilities:
Simplified logic diagram for one residual overcurrent step is shown in figure 269.
489
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
BLKTR
EMULTX
IMinx Characteristx=DefTime
X T b
a>b
F a
TRSTx
tx AND
|IOP|
a OR
a>b
b
PUSTx
MultPUx AND
X T
Pickupx F tMin
AND Inverse
BLKx
BLOCK Characteristx=Inverse
2ndHarm_BLOCK_Int
OR
HarmRestrainx=Disabled
DirModex=Off OR STEPx_DIR_Int
DirModex=Non-directional
DirModex=Forward
AND OR
FORWARD_Int
DirModex=Reverse
AND
REVERSE_Int
ANSI10000008-4-en.vsd
ANSI10000008 V3 EN-US
Figure 269: Simplified logic diagram for residual overcurrent step x, where x = step 1, 2, 3 or 4
The protection can be completely blocked from the binary input BLOCK. Output signals for
respective step, and PUSTx and TRSTx, can be blocked from the binary input BLKx. The trip signals
from the function can be blocked from the binary input BLKTR.
It shall be noted that at least one of the four residual overcurrent steps shall be set
as directional in order to enable execution of the directional supervision element
and the integrated directional comparison function.
The protection has integrated directional feature. As the operating quantity current lop is always
used. The polarizing method is determined by the parameter setting polMethod. The polarizing
quantity will be selected by the function in one of the following three ways:
The operating and polarizing quantity are then used inside the directional element, as shown in
figure 270, in order to determine the direction of the ground fault.
490
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
Operating area
PUREV
0.6 * INDirPU
Characteristic for reverse
release of measuring steps
-RCA -85 deg
Characteristic
for PUREV 40% of
INDirPU RCA +85 deg
RCA
65° VPol = -3V0
PUFW
I op = 3I0
Operating area
Characteristic
for PUFW ANSI11000243-1-en.ai
ANSI11000243 V1 EN-US
Figure 270: Operating characteristic for ground-fault directional element using the zero
sequence components
Two relevant setting parameters for directional supervision element are:
• Directional element will be internally enabled to trip as soon as Iop is bigger than 40% of
IDirPU and directional condition is fulfilled in set direction.
• Relay characteristic angle AngleRCA, which defines the position of forward and reverse areas
in the operating characteristic.
Directional comparison step, built-in within directional supervision element, will set EF4PTOC
(51N/67N) function output binary signals:
1. PUFW=1 when operating quantity magnitude Iop x cos(φ - AngleRCA) is bigger than setting
parameter IDirPU and directional supervision element detects fault in forward direction.
2. PUREV=1 when operating quantity magnitude Iop x cos(φ - AngleRCA) is bigger than 60% of
setting parameter IDirPU and directional supervision element detects fault in reverse
direction.
These signals shall be used for communication based ground-fault teleprotection communication
schemes (permissive or blocking).
Simplified logic diagram for directional supervision element with integrated directional
comparison step is shown in figure 271:
491
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
|IopDir|
a
a>b PUREV
b AND
REVERSE_Int
0.6
X
a
a>b
AND PUFW
IDirPU b
FORWARD_Int
X
0.4
FWD
AND FORWARD_Int
AngleRCA
polMethod=Voltage
OR
VPolMin
Characteristic
Directional
polMethod=Dual IPolMin
VPol T
I3PDIR
polMethod=Current 0.0 F
OR
VTPol
IPol AND REVERSE_Int
T RVS
0.0 F
VIPol
RNPol X STAGE1_DIR_Int
Complex T
STAGE2_DIR_Int
XNPol Number 0.0 F STAGE3_DIR_Int OR
STAGE4_DIR_Int
BLOCK AND
ANSI07000067-4-en.vsd
ANSI07000067 V4 EN-US
Figure 271: Simplified logic diagram for directional supervision element with integrated directional
comparison step
A harmonic restrain of four step residual overcurrent protection function EF4PTOC can be chosen
for each step by a parameter setting HarmRestrainx. If the ratio of the 2nd harmonic component in
relation to the fundamental frequency component in the residual current exceeds the preset level
(defined by parameter 2ndHarmStab) then ST2NDHRM function output signal is set to logical
value one and harmonic restraining feature to the function block will be applicable.
Blocking from 2nd harmonic element activates if all three criteria are satisfied:
If all the above three conditions are fulfilled then ST2NDHRM function output signal is set to
logical value one and harmonic restraining feature to the function block is applicable.
492
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
In addition to the basic functionality explained above the 2nd harmonic blocking can be set in such
way to seal-in until residual current disappears. This feature might be required to stabilize
EF4PTOC (51N67N) during switching of parallel transformers in the station. In case of parallel
transformers there is a risk of sympathetic inrush current. If one of the transformers is in
operation, and the parallel transformer is switched in, the asymmetric inrush current of the
switched in transformer will cause partial saturation of the transformer already in service. This is
called transferred saturation. The 2nd harmonic of the inrush currents of the two transformers is in
phase opposition. The summation of the two currents thus gives a small 2nd harmonic current. The
residual fundamental current is however significant. The inrush current of the transformer in
service before the parallel transformer energizing, is a little delayed compared to the first
transformer. Therefore we have high 2nd harmonic current component initially. After a short period
this current is however small and the normal 2nd harmonic blocking resets. If the BlkParTransf
function is activated the 2nd harmonic restrain signal is latched as long as the residual current
measured by the relay is larger than a selected step current level by using setting UseStartValue.
This feature has been called Block for Parallel Transformers. This 2nd harmonic seal-in feature is
activated when all of the following three conditions are simultaneously fulfilled:
Once Block for Parallel Transformers is activated the basic 2nd harmonic blocking signal is sealed-
in until the residual current magnitude falls below a value defined by parameter setting
Use_PUValue (see condition 3 above).
Simplified logic diagram for 2nd harmonic blocking feature is shown in figure 272.
493
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
BLOCK
a
a>b
0.07*IBase b
a
a>b
b
Extract second 2NDHARMD
IOP AND
harmonic current a
a>b
component b
Extract
fundamental
current component
X
2ndHarmStab
q-1
0-70ms OR
0 AND OR 2ndH_BLOCK_Int
BlkParTransf=On
|IOP|
a
a>b
b
Use_PUValue
Pickup1>
Pickup2>
Pickup3>
Pickup4>
ANSI13000015-1-en.vsd
ANSI13000015 V1 EN-US
Figure 272: Simplified logic diagram for 2nd harmonic blocking feature and Block for Parallel Transformers
feature
Integrated in the four step residual overcurrent protection are Switch on to fault logic (SOTF) and
Under-Time logic. The setting parameter SOTF is set to activate either SOTF or Under-Time logic
or both. When the circuit breaker is closing there is a risk to close it onto a permanent fault, for
example during an autoreclosing sequence. The SOTF logic will enable fast fault clearance during
such situations. The time during which SOTF and Under-Time logics will be active after activation
is defined by the setting parameter t4U.
The SOTF logic uses the pickup signal from step 2 or step 3 for its operation, selected by setting
parameter StepForSOTF. The SOTF logic can be activated either from change in circuit breaker
position or from circuit breaker close command pulse. The setting parameter SOTFSel can be set
for activation of CB position open change, CB position closed change or CB close command. In
case of a residual current pickup from step 2 or 3 (dependent on setting) the function will give a
trip after a set delay tSOTF. This delay is normally set to a short time (default 200 ms).
494
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
The Under-Time logic always uses the pickup signal from the step 4. The Under-Time logic will
normally be set to operate for a lower current level than the SOTF function. The Under-Time logic
can also be blocked by the 2nd harmonic restraint feature. This enables high sensitivity even if
power transformer inrush currents can occur at breaker closing. This logic is typically used to
detect asymmetry of CB poles immediately after switching of the circuit breaker. The Under-Time
logic is activated either from change in circuit breaker position or from circuit breaker close and
open command pulses. This selection is done by setting parameter ActUnderTime. In case of a
pickup from step 4 this logic will give a trip after a set delay tUnderTime. This delay is normally set
to a relatively short time (default 300 ms). Practically the Under-Time logic acts as circuit breaker
pole-discrepancy protection, but it is only active immediately after breaker switching. The Under-
Time logic can only be used in solidly or low impedance grounded systems.
SOTF
200 ms
Open
t
t4U
200 ms
Closed
t ActivationSOTF
tSOTF
Close command AND
AND t
STIN2
StepForSOTF
STIN3
SOTF
BLOCK
OFF
SOTF
UNDERTIME TRIP
UnderTime
tUnderTime
SOTF or
2nd Harmonic AND
HarmResSOFT t UnderTime
OR
Open
Close OR
t4U
Close command
ActUnderTime
AND
STIN4
ANSI06000643-6-en.vsdx
ANSI06000643 V6 EN-US
Figure 273: Simplified logic diagram for SOTF and Under-Time features
M13941-3 v4
EF4PTOC (51N/67N) Logic Diagram Simplified logic diagram for the complete EF4PTOC (51N/67N)
function is shown in figure 274:
495
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
harmRestrBlock
3I0 Harmonic
Restraint 1
Element TRIP
Blocking at parallel
transformers
SwitchOnToFault
TRSOTF
CB
DirModeSel pos
or cmd
enableDir
Mode
Selection enableStep1-4
DirectionalMode1-4
ANSI06000376-2-en.vsdx
ANSI06000376 V2 EN-US
M15223-1 v18
496
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
8.5.1 Identification
GUID-E1720ADA-7F80-4F2C-82A1-EF2C9EF6A4B4 v1
Four step negative sequence overcurrent protection (NS4PTOC, (4612) ) has an inverse or definite
time delay independent for each step separately.
All IEC and ANSI time delayed characteristics are available together with an optional user defined
characteristic.
NS4PTOC (4612) can be set directional or non-directional independently for each of the steps.
NS4PTOC (4612) can be used as main protection for unsymmetrical fault; phase-phase short
circuits, phase-phase-ground short circuits and single phase ground faults.
497
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
NS4PTOC (4612) can also be used to provide a system backup for example, in the case of the
primary protection being out of service due to communication or voltage transformer circuit
failure.
NS4PTOC (46I2)
I3P* TRIP
I3PDIR* TRST1
V3P* TRST2
BLOCK TRST3
BLKTR TRST4
BLK1 PICK UP
BLK2 PU_ST1
BLK3 PU_ST2
BLK4 PU_ST3
MULTPU1 PU_ST4
MULTPU2 PUFW
MULTPU3 PUREV
MULTPU4
ANSI10000054-1-en.vsd
ANSI10000054 V1 EN-US
8.5.4 Signals
PID-6530-INPUTSIGNALS v3
498
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
PID-6530-OUTPUTSIGNALS v3
8.5.5 Settings
PID-6530-SETTINGS v3
499
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
500
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
501
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
502
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
503
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
Four step negative sequence overcurrent protection NS4PTOC (4612) function has the following
three “Analog Inputs” on its function block in the configuration tool:
These inputs are connected from the corresponding pre-processing function blocks in the
Configuration Tool within PCM600.
Four step negative sequence overcurrent protection NS4PTOC (46I2) function always uses
negative sequence current (I2) for its operating quantity. The negative sequence current is
calculated from three-phase current input within the IED. The pre-processing block calculates I2
from the first three inputs into the pre-processing block by using the following formula:
1
I2 =
3
(
× IA + a × IB + a × IC
2
)
ANSIEQUATION2266 V1 EN-US (Equation 122)
504
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
where:
IA, IB, IC are fundamental frequency phasors of three individual phase currents.
a is so called operator which gives a phase shift of 120 deg, that is, a = 1∠120
deg
a2 similarly gives a phase shift of 240 deg, that is, a2 = 1∠240 deg
The phasor magnitude is used within the NS4PTOC (4612) protection to compare it with the set
operation current value of the four steps (Pickup1, Pickup2, Pickup3 or Pickup4). If the negative
sequence current is larger than the set operation current and the step is used in non-directional
mode a signal from the comparator for this step is set to true. This signal, without delay, activates
the output signal PU_STx (x=1 - 4) for this step and a common PICKUP signal.
A polarizing quantity is used within the protection to determine the direction to the fault
(Forward/Reverse).
Four step negative sequence overcurrent protection NS4PTOC (4612) function uses the voltage
polarizing method.
NS4PTOC (4612) uses the negative sequence voltage -V2 as polarizing quantity V3P. This voltage is
calculated from three phase voltage input within the IED. The pre-processing block calculates -V2
from the first three inputs into the pre-processing block by using the following formula:
1
V2 = (
× VA + a × VB + a × VC
2
)
3
ANSIEQUATION00024 V1 EN-US
where:
VA, VB, VC are fundamental frequency phasors of three individual phase voltages.
To use this all three phase-to-ground voltages must be connected to three IED VT
inputs.
This phasor is used together with the phasor of the operating current, in order to determine the
direction to the fault (Forward/Reverse).To enable voltage polarizing the magnitude of polarizing
voltage must be bigger than a minimum level defined by setting VpolMin.
Note that –V2 is used to determine the location of the fault. This ensures the required inversion of
the polarizing voltage within the function.
505
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
The individual steps within the protection can be set as non-directional. When this setting is
selected it is then possible via function binary input BLKx (where x indicates the relevant step
within the protection) to provide external directional control (that is, torque control) by for
example using one of the following functions if available in the IED:
Each overcurrent stage uses Operating Quantity I2 (negative sequence current) as measuring
quantity. Every of the four overcurrent stage has the following built-in facilities:
Simplified logic diagram for one negative sequence overcurrent stage is shown in the following
figure:
506
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
ANSI09000684 V1 EN-US
Figure 276: Simplified logic diagram for negative sequence overcurrent stage x , where x=1, 2, 3 or 4
NS4PTOC (4612) can be completely blocked from the binary input BLOCK. The pickup signals from
NS4PTOC (4612) for each stage can be blocked from the binary input BLKx. The trip signals from
NS4PTOC (4612) can be blocked from the binary input BLKTR.
At least one of the four negative sequence overcurrent steps must be set as
directional in order to enable execution of the directional supervision element and
the integrated directional comparison function.
The operating and polarizing quantity are then used inside the directional element, as shown in
figure 277, to determine the direction of the fault.
507
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
Reverse
Area
AngleRCA Vpol=-V2
Forward
Area
Iop = I2
ANSI10000031-1-en.vsd
ANSI10000031 V1 EN-US
• Directional element is internally enable to trip as soon as Iop is bigger than 40% of INDirPU
and the directional condition is fulfilled in set direction.
• Relay characteristic angle AngleRCA which defines the position of forward and reverse areas
in the operating characteristic.
Directional comparison step, built-in within directional supervision element, set NS4PTOC (4612)
output binary signals:
1. PUFW=1 when tip of I2 phasor (operating quantity magnitude) is in forward area, see fig 277
(Operating quantity magnitude is bigger than setting INDirPU)
2. PUREV=1 when tip of I2 phasor (operating quantity magnitude) is in the reverse area, see fig
277. (Operating quantity magnitude is bigger than 60% of setting INDirPU)
These signals must be used for communication based fault teleprotection communication
schemes (permissive or blocking).
Simplified logic diagram for directional supervision element with integrated directional
comparison step is shown in figure 278:
508
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
|IopDir|
a
a>b PUREV
b AND
REVERSE_Int
0.6
X
a
a>b
AND PUFW
IDirPU b
FORWARD_Int
X
0.4
FWD
AND FORWARD_Int
AngleRCA
polMethod=Voltage
OR
VPolMin
Characteristic
Directional
polMethod=Dual IPolMin
VPol T
I3PDIR
polMethod=Current 0.0 F
OR
VTPol
IPol AND REVERSE_Int
T RVS
0.0 F
VIPol
RNPol X STAGE1_DIR_Int
Complex T
STAGE2_DIR_Int
XNPol Number 0.0 F STAGE3_DIR_Int OR
STAGE4_DIR_Int
BLOCK AND
ANSI07000067-4-en.vsd
ANSI07000067 V4 EN-US
Figure 278: Simplified logic diagram for directional supervision element with integrated directional
comparison step
GUID-E83AD807-8FE0-4244-A50E-86B9AF92469E v5
509
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
8.6.1 Identification
SEMOD172025-2 v4
In networks with high impedance grounding, the phase-to-ground fault current is significantly
smaller than the short circuit currents. Another difficulty for ground fault protection is that the
510
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
magnitude of the phase-to-ground fault current is almost independent of the fault location in the
network.
Directional residual current can be used to detect and give selective trip of phase-to-ground faults
in high impedance grounded networks. The protection uses the residual current component 3I0 ·
cos φ, where φ is the angle between the residual current and the residual voltage (-3V0),
compensated with a characteristic angle. Alternatively, the function can be set to strict 3I0 level
with a check of angle φ.
Directional residual power can also be used to detect and give selective trip of phase-to-ground
faults in high impedance grounded networks. The protection uses the residual power component
3I0 · 3V0 · cos φ, where φ is the angle between the residual current and the reference residual
voltage, compensated with a characteristic angle.
A normal non-directional residual current function can also be used with definite or inverse time
delay.
A backup neutral point voltage function is also available for non-directional residual overvoltage
protection.
In an isolated network, that is, the network is only coupled to ground via the capacitances
between the phase conductors and ground, the residual current always has -90º phase shift
compared to the residual voltage (3V0). The characteristic angle is chosen to -90º in such a
network.
In resistance grounded networks or in Petersen coil grounded, with a parallel resistor, the active
residual current component (in phase with the residual voltage) should be used for the ground
fault detection. In such networks, the characteristic angle is chosen to 0º.
As the magnitude of the residual current is independent of the fault location, the selectivity of the
ground fault protection is achieved by time selectivity.
When should the sensitive directional residual overcurrent protection be used and when should
the sensitive directional residual power protection be used? Consider the following:
• Sensitive directional residual overcurrent protection gives possibility for better sensitivity.
The setting possibilities of this function are down to 0.25 % of IBase, 1 A or 5 A. This
sensitivity is in most cases sufficient in high impedance network applications, if the
measuring CT ratio is not too high.
• Sensitive directional residual power protection gives possibility to use inverse time
characteristics. This is applicable in large high impedance grounded networks, with large
capacitive ground fault currents. In such networks, the active fault current would be small and
by using sensitive directional residual power protection, the operating quantity is elevated.
Therefore, better possibility to detect ground faults. In addition, in low impedance grounded
networks, the inverse time characteristic gives better time-selectivity in case of high zero-
resistive fault currents.
511
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
Phase
currents
IN
Phase
ground
voltages
VN
ANSI13000013-1-en.vsd
ANSI13000013 V1 EN-US
Overcurrent functionality uses true 3I0, i.e. sum of GRPxA, GRPxB and GRPxC. For 3I0 to be
calculated, connection is needed to all three phase inputs.
Directional and power functionality uses IN and VN. If a connection is made to GRPxN this signal is
used, else if connection is made to all inputs GRPxA, GRPxB and GRPxC the internally calculated
sum of these inputs (3I0 and 3V0) will be used.
SDEPSDE (67N)
I3P* TRIP
V3P* TRDIRIN
BLOCK TRNDIN
BLKTR TRVN
BLKTRDIR PICKUP
BLKNDN PUDIRIN
BLKVN PUNDIN
PUVN
PUFW
PUREV
CND
VNREL
ANSI07000032-2-en.vsd
ANSI07000032 V2 EN-US
512
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
8.6.4 Signals
PID-3892-INPUTSIGNALS v6
PID-3892-OUTPUTSIGNALS v6
513
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
8.6.5 Settings
PID-3892-SETTINGS v6
514
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
515
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
The function is using phasors of the residual current and voltage. Group signals I3P and V3P
containing phasors of residual current and voltage are taken from pre-processor blocks.
The sensitive directional ground fault protection has the following sub-functions included:
516
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
3I0
= ang(3I0) - ang(3Vref)
-3V0=Vref
3I0 cos
en06000648_ansi.vsd
ANSI06000648 V1 EN-US
3I0
3I0 cos
= ang(3I0) – ang(Vref)
-3V0
en06000649_ansi.vsd
ANSI06000649 V1 EN-US
Trip from this function can be blocked from the binary input BLKTRDIR.
517
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
When the function picks up, binary output signals PICKUP and PUDIRIN are activated. If the output
signals PICKUP and PUDIRIN remain active for the set delay tDef the binary output signals TRIP
and TRDIRIN get activated. The trip from this sub-function has definite time delay.
ROADir is Relay Operating Angle. ROADir is identifying a window around the reference direction in
order to detect directionality. Figure 283 shows the restrictions made by the ROADir.
RCADir 0
3I0
Trip area
3V0 Vref
3I0 cos
ROADir
ANSI06000650-3-en.vsd
ANSI06000650 V3 EN-US
It is also possible to tilt the characteristic to compensate for current transformer angle error with
a setting RCAComp as shown in the Figure 284:
518
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
RCADir = 0º
Trip area
-3V0 =Vref
Instrument
transformer
angle error
RCAcomp
Characteristic after
angle compensation
ANSI06000651-2-en.vsd
ANSI06000651 V2 EN-US
φ is defined as the angle between the residual current 3I0 and the reference voltage (Vref = -3V0 e-
jRCA) compensated with the set characteristic angle RCADir (|φ=ang(3I )—ang(V )|). The function
0 ref
operates when 3I0 · 3V0 · cos φ gets larger than the set value SN>. Refer to the simplified logical
diagram in Figure 286.
For trip, the residual power 3I0 · 3V0 · cos φ, the residual current 3I0 and the release voltage 3V0,
shall be larger than the set levels (SN_PU, INRelPU and VNRelPU).
Trip from this function can be blocked from the binary input BLKTRDIR.
When the function picks up, binary output signals PICKUP and PUDIRIN are activated. If the output
signals PICKUP and PUDIRIN remain active for the set delay tDef or after the inverse time delay
(setting TDSN) the binary output signals TRIP and TRDIRIN get activated.
The function shall indicate forward/reverse direction to the fault. Reverse direction is defined as
3I0 · 3V0·cos (φ + 180°) ³ the set value.
This variant has the possibility of choice between definite time delay and inverse time delay.
519
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
RCA = 0º
ROA = 80º
Operate area
3I0
Vref=-3V0
ANSI06000652-2-en.vsd
ANSI06000652 V2 EN-US
Trip from this function can be blocked from the binary input BLKTRDIR.
When the function picks up, binary output signals PICKUP and PUDIRIN are activated. If the output
signals PICKUP and PUDIRIN remain active for the set delay tDef the binary output signals TRIP
and TRDIRIN get activated.
The function indicates forward/reverse direction to the fault. Reverse direction is defined as φ is
within the angle sector: RCADir + 180° ± ROADir
520
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
signal PUREV. Also if the directional function is set to operate for faults in the reverse direction, a
fault in the forward direction will give the pickup signal PUFW.
The non-directional function is using the calculated residual current, derived as sum of the phase
currents. This will give a better ability to detect cross-country faults with high residual current,
also when dedicated core balance CT for the sensitive ground fault protection will saturate.
This variant has the possibility of choice between definite time delay and inverse time delay
(TimeChar parameter). The inverse time delay shall be according to IEC 60255-3.
For trip, the residual current 3I0 shall be larger than the set level (INNonDirPU).
Trip from this function can be blocked from the binary input BLKNDN.
When the function picks up, binary output signal PUNDIN is activated. If the output signal PUNDIN
remains active for the set delay tINNonDir or after the inverse time delay the binary output signals
TRIP and TRNDIN get activated.
In addition, there is also a separate non-directional residual over voltage protection, with its own
definite time delay tVN and set level VN_PU.
For trip, the residual voltage 3V0 shall be larger than the set level (VN_PU).
Trip from this function can be blocked from the binary input BLKVN.
When the function picks up, binary output signal PUVN is activated. If the output signal PUVN is
active for the set delay tVNNonDir, the binary output signals TRIP and TRUN get activated. A
simplified logical diagram of the total function is shown in Figure 286.
521
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
INNonDirPU PUNDIN
0-t TRNDIN
0
PUVN
UN_PU
0-t TRVN
0
OpMODE=INcosPhi
Pickup_N
AND
INCosPhiPU
OpMODE=INVNCosPhi
AND OR AND PUDIRIN
INVNCosPhiPU t
SN
AND TRDIRIN
Phi in RCA +- ROA
TimeChar = InvTime
AND
OpMODE=IN and Phi
AND
TimeChar = DefTime
DirMode = Forw
AND OR
PUFW
Forw
DirMode = Rev
AND
Rev PUREV
en06000653_ansi.vsd
ANSI06000653 V1 EN-US
Figure 286: Simplified logical diagram of the sensitive ground fault current protection
SEMOD173350-2 v13
522
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
523
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
8.7.1 Identification
M17106-1 v7
The increasing utilization of the power system closer to the thermal limits has generated a need of
a thermal overload protection for power lines.
A thermal overload will often not be detected by other protection functions and the introduction
of the thermal overload protection can allow the protected circuit to trip closer to the thermal
limits.
The three-phase current measuring protection has an I2t characteristic with settable time
constant and a thermal memory. The temperature is displayed in either Celsius or Fahrenheit,
depending on whether the function used is Fahrenheit LFPTTR (26) or Celsius LCPTTR.
An alarm pickup gives early warning to allow operators to take action well before the line is
tripped.
Estimated time to trip before operation, and estimated time to reclose after operation are
presented.
LCPTTR (26)
I3P* TRIP
BLOCK BFI_3P
BLKTR ALARM
MULTPU LOCKOUT
AMBTEMP
SENSFLT
RESET
ANSI14000052-1-en.vsd
ANSI13000199 V2 EN-US
LFPTTR (26)
I3P* TRIP
BLOCK BFI_3P
BLKTR ALARM
MULTPU LOCKOUT
AMBTEMP
SENSFLT
RESET
ANSI14000054-1-en.vsd
ANSI13000301 V2 EN-US
524
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
8.7.4 Signals
PID-3908-INPUTSIGNALS v6
PID-3909-INPUTSIGNALS v8
PID-3908-OUTPUTSIGNALS v6
PID-3909-OUTPUTSIGNALS v7
525
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
8.7.5 Settings
PID-3908-SETTINGS v6
PID-3909-SETTINGS v7
526
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
PID-3909-MONITOREDDATA v6
527
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
The sampled analog phase currents are pre-processed and for each phase current the RMS value is
derived. These phase current values are fed to the thermal overload protection, one time constant
LFPTTR/LCPTTR (26) function. The temperature is displayed either in Celsius or Fahrenheit,
depending on whether LFPTTR/LCPTTR (26) function is selected.
From the largest of the three-phase currents a final temperature is calculated according to the
expression:
2
æ I ö
Q final =ç ÷÷ × Tref
ç I ref
è ø
EQUATION1167 V1 EN-US (Equation 124)
where:
I is the largest phase current,
Iref is a given reference current and
The ambient temperature is added to the calculated final temperature. If this temperature is
larger than the set trip temperature level, TripTemp, a PICKUP output signal is activated.
æ Dt
ö
Qn = Qn -1 + ( Q final - Q n-1 ) × ç1 - e t ÷
-
è ø
EQUATION1168 V1 EN-US (Equation 125)
where:
Qn is the calculated present temperature,
The actual temperature of the protected component (line or cable) is calculated by adding the
ambient temperature to the calculated temperature, as shown above. The ambient temperature
can be taken from a separate sensor or can be given a constant value. The calculated component
temperature is available as a real figure signal, TEMP.
When the component temperature reaches the set alarm level AlarmTemp the output signal
ALARM is set. When the component temperature reaches the set trip level TripTemp the output
signal TRIP is set.
528
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
There is also a calculation of the present time to trip with the present current. This calculation is
only performed if the final temperature is calculated to be above the operation temperature:
final trip
ttrip ln
final n
After a trip, caused by the thermal overload protection, there can be a lockout to reconnect the
tripped circuit. The output lockout signal LOCKOUT is activated when the device temperature is
above the set lockout release temperature setting ReclTemp.
The time to lockout release is calculated by the following cooling time calculation. The thermal
content of the function can be reset with input RESET.
æQ - Qlockout _ release ö
tlockout _ release = -t × ln ç final ÷÷
ç Q - Q
è final n ø
EQUATION1170 V1 EN-US (Equation 127)
In the above equation, the final temperature is equal to the set or measured ambient temperature.
The calculated time to reset of lockout is available as a real figure signal, TENRECL. This signal is
enabled when the LOCKOUT output is activated.
In some applications the measured current can involve a number of parallel lines. This is often
used where one bay connects several parallel cables. By setting the parameter IMult to the number
of parallel lines (cables) the actual current on one line is used in the protection algorithm by
dividing the measured current by the total number of cables. To activate this option the input
MULTPU must be activated.
The protection has a reset input: RESET. By activating this input the calculated temperature is
reset to its default initial value. This is useful during testing when secondary injected current has
given a calculated “false” temperature level.
529
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
PICKUP
Final Temp > Trip Temp
TEMP
Calculation of actual
temperature
AMBTEMP ALARM
Actual Temp > Alarm Temp
I3P
Calculation of final
temperature
ENMULT
TRIP
LOCKOUT
Lockout logic
TTRIP
Calculation of time to trip
BLKTR
TENRECL
Calculation of time to reset
of lockout
ANSI09000637-3-en.vsd
ANSI09000637 V3 EN-US
530
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
8.8.1 Identification
M14878-1 v5
SYMBOL-U V1 EN-US
Breaker failure protection (CCRBRF) ensures a fast backup tripping of the surrounding breakers in
case the own breaker fails to open. CCRBRF (50BF) can be current-based, contact-based or an
adaptive combination of these two conditions.
531
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
A current check with extremely short reset time is used as check criterion to achieve high security
against inadvertent operation.
Contact check criteria can be used where the fault current through the breaker is small.
CCRBRF (50BF) can be single- or three-phase initiated to allow use with single pole tripping
applications. For the three-phase version of CCRBRF (50BF) the current criteria can be set to trip
only if two out of four for example, two phases or one phase plus the residual current pickups. This
gives a higher security to the back-up trip command.
CCRBRF (50BF) function can be programmed to give a single- or three-phase re-trip of its own
breaker to avoid unnecessary tripping of surrounding breakers at an incorrect initiation due to
mistakes during testing.
CCRBRF (50BF)
I3P* TRBU
BLOCK TRBU2
BFI_3P TRRET
BFI_A TRRET_A
BFI_B TRRET_B
BFI_C TRRET_C
52A_A CBALARM
52A_B
52A_C
52FAIL
ANSI06000188-2-en.vsd
ANSI06000188 V2 EN-US
8.8.4 Signals
PID-3562-INPUTSIGNALS v5
532
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
PID-3562-OUTPUTSIGNALS v5
8.8.5 Settings
PID-3562-SETTINGS v5
533
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
Breaker failure protection CCRBRF (50BF) is initiated from the protection trip command, either
from protection functions within the IED or from external protection devices.
To this function the three-phase current input and/or change to: the breaker normally open
auxiliary contact (i.e. "52a" or "closed") shall be connected. On OHL feeders where single pole auto-
reclosing is used, auxiliary contact from each CB pole shall be connected separately
The input START signal (i.e. initiate signal) can be phase selective or common (for all three phases).
Phase selective start signals enable single pole retrip functionality. This means that a second
attempt to open the same breaker can be done phase-selective. The retrip attempt is made after a
set time delay t1. For transmission lines, single pole trip and auto-reclosing is often used. The
retrip function can be phase selective if it is initiated from the phase selective line protection.
The re-trip function can be done with or without FunctionMode check. With this check, the re-trip
is only performed if the circuit breaker is still seen as closed when t1 timer has elapsed.
The INITIATE signal will also start the backup trip timer. The function detects the successful
breaker opening, either by detection of low current through RMS evaluation and a special adapted
current algorithm or by monitoring the circuit breaker status using normally open auxiliary contact
from the breaker. The special algorithm enables a very fast detection of successful breaker
opening, which is, fast resetting of the current measurement. If the function has not detected
breaker opening before the backup timer has run-out its time a backup trip is initiated.
• Three phase (i.e. common) start/initiation via input INITIATE or individual start/initiation per
phase by using phase segregated inputs STLx.
• The minimum length of the retrip pulse, the backup trip pulse and the second backup trip
pulse are settable. This pulse duration is defined by a parameter setting tPulse. The retrip
pulse, the backup trip pulse and the second backup trip pulse will however sustain as long as
there is an indication of closed breaker.
• If the current detection is used it is possible to use three different options: 1 out of 3 where it
is sufficient to detect failure to open (high current) in one pole, 1 out of 4 where it is sufficient
to detect failure to open (high current) in one pole or high residual current and 2 out of 4
534
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
where at least two currents (phase current and/or residual current) shall be high for breaker
failure detection.
• The current detection level for the residual current can be set different from the setting of
phase current detection.
• It is possible to have different backup time delays for single-phase faults and for multi-phase
faults.
• It is possible to have instantaneous back-up trip function if the circuit breaker is incapable to
clear faults, for example, at low gas pressure. This will happen when input signal 52FAIL has
logical value one and timer tCBAlarm has expired. This situation will be indicated via output
signal CBALARM.
• Option1 - Current: Compares the measured phase current magnitude to setting IPPU(operate
phase current level in % of IBase), and the measured residual current magnitude to setting IN>
(Operate residual current level in % of IBase). Criterion is active (i.e. breaker did not open yet)
if the measured current magnitudes are higher than the set values.
• Option 2 - CB Pos: This criterion is active (i.e. breaker did not open yet in phase Lx) if the
binary input CBCLDLx has logical value one. Thus function simply follows the status of CB pole
normally open auxiliary contact (i.e. "52a" or "closed") which shall be connected to this input.
• Option 3 - Current or CB Pos: It uses a combination of Current or CB Pos criteria. Note that
Current criterion will be then always used, while the CB Pos criterion will be only enabled and
used if current is smaller than set value I>BlkCBPos at the moment when external INITIATE
signal has been received. It is recommended to set value for I>BlkCBPos higher than the set
value for IPPU.
By the setting StartMode it is possible to select how t1 and t2 timers are run and consequently
how output commands are given from the function:
535
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
When one of the two “follow modes” is used, there is a settable timer tStartTimeout which will
block the external INITIATE input signal when it times-out. This will automatically also reset the t1
and t2 timers and consequently prevent any backup trip command. At the same time the STALARM
output from the function will have logical value one. To reset this signal external INITIATE signal
shall be removed. This is done in order to prevent unwanted operation of the breaker failure
function for cases where a permanent INITIATE signal is given by mistake (e.g. due to a fault in the
station battery system). Note that any backup trip command will inhibit running of tStartTimeout
timer.
The BLOCK signal overrides any StartMode condition and resets INITIATE signal, running of t1 and
t2 timers and all function outputs.
30ms t1 30ms
PICKUP OR TRRET
S Q t AND
t2 30ms
OR TRBU
t AND
Current Check
CB Position Check OR
150ms
AND
t
NOT
ANSI 18001002-1-en.vsdx
ANSI18001002 V1 EN-US
t1
PICKUP OR TRRET
t AND
Current Check
CB Position Check OR
t2
TRBU
t AND
OR
ANSI18001003-1-en.vsdx
ANSI18001003 V1 EN-US
536
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
PICKUP t1 TRRET
AND t
Current Check
CB Position Check OR t2 TRBU
t
ANSI18001004-1-en.vsdx
ANSI18001004 V1 EN-US
Note that it is possible to set several timers for the backup trip as described below:
1. Timer t2 is used when function is started in one phase only (i.e. for single-phase to ground
fault on an OHL (Over Head Lines) when single-pole auto-reclosing is used).
2. Timer t2MPh is used when function is started in at least two phases. This will allow to have
shorter backup trip times for a multi-phase fault on an OHL Note that for a protected object
which are always tripped three-phase (e.g. transformers, generators, reactors, cables, etc.)
this timer shall always be set to the same value as t2 timer.
3. Timer t3 can be used to give a second backup trip command. It can be used in stations having
small DC battery which is not capable to trip all surrounding breakers at once. Note that t3
timer will only start when t2 timer expires.
• Off: The re-trip command to the own circuit breaker is permanently disabled.
• UseFunctionMode: Retrip command to the own circuit breaker is given only if measurement
criterion defined by setting parameter FunctionMode is still active when set timer t1 expires
(e.g. if FunctionMode=Current and current magnitude is higher than set value IPPU when t1
expires, the retrip command will be issued).
• Always: Retrip command to the own circuit breaker is given always when set timer t1 expires
without any further checks.
The simplified logic for the function is given in the following figures.
537
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
StartMode
LatchedStart
FollowStart
1 FollowStart&Mode OR
PICKUP 30ms
int startA
BFI_A OR AND S Q
BLOCK
NOT
int reset
OR R
NOT
TRBU
NOT int startAlarmA
tStartTimeout
AND t NOT
AND AND int startAlarmB STALARM
From other OR
phases int startAlarmC
ANSI18001005-1-en.vsdx
ANSI18001005 V1 EN-US
Figure 293: Start logic for all three Function Modes of operation
IA
a
a>b NOT
IPPU b
FunctionMode
Current
CB Pos OR AND int reset
OR
1
Current or CB Pos 150 ms
int startA
t
OR AND
t1
t
t2
t OR
t2MPh
t
AND
52A_A
NOT
ANSI18001007-1-en.vsdx
ANSI18001007 V1 EN-US
538
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
StartMode
LatchedStart
FollowStart
1 FollowStart&Mode OR AND
int retrip
currPh1Check
CB Position Check OR 30ms
AND t1 OR AND
int startA t OR
t1
t
RetripMode
Off tPulse
TRRETA
UseFunctionMode AND OR
1
Always
TRRETB TRRET
TRRETC
OR
ANSI18001008-1-en.vsdx
ANSI18001008 V1 EN-US
StartMode
LatchedStart
1 FollowStart
FollowStart&Mode OR AND
currCheck
CB Position Check OR
backupTripA
t2
AND t 30ms
OR AND
OR OR
int startA
t3
t TRBU2
OR
AND
tPulse
ANSI18001009 V1 EN-US
539
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
M12353-1 v13
Time delay for back-up trip at 0 to 2 x Iset (0.000-60.000) s ±0.2% or ±15 ms whichever is greater
Time delay for back-up trip at multi-phase (0.000-60.000) s ±0.2% or ±20 ms whichever is greater
pickup at 0 to 2 x Iset
Additional time delay for a second back-up (0.000-60.000) s ±0.2% or ±20 ms whichever is greater
trip at 0 to 2 x Iset
Time delay for alarm for faulty circuit breaker (0.000-60.000) s ±0.2% or ±15 ms whichever is greater
8.9.1 Identification
M17108-1 v2
3I>STUB
SYMBOL-T V1 EN-US
When a power line is taken out of service for maintenance and the line disconnector is opened in
multi-breaker arrangements the voltage transformers will mostly be outside on the disconnected
part. The primary line distance protection will thus not be able to trip and must be blocked.
540
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
The stub protection STBPTOC (50STB) covers the zone between the current transformers and the
open disconnector. The three-phase instantaneous overcurrent function is released from a
normally open, 89b auxiliary contact on the line disconnector.
STBPTOC (50STB)
I3P* TRIP
BLOCK PICKUP
BLKTR
ENABLE
ANSI05000678-2-en.vsd
ANSI05000678 V2 EN-US
8.9.4 Signals
PID-3462-INPUTSIGNALS v5
PID-3462-OUTPUTSIGNALS v5
8.9.5 Settings
PID-3462-SETTINGS v5
541
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
The sampled analog phase currents are pre-processed in a discrete Fourier filter (DFT) block. From
the fundamental frequency components of each phase current the RMS value of each phase
current is derived. These phase current values are fed to a comparator in the stub protection
function STBPTOC (50STB). In a comparator the RMS values are compared to the set operating
current value of the function IPickup.
If a phase current is larger than the set operating current the signal from the comparator for this
phase is activated. This signal will, in combination with the release signal from line disconnection
(RELEASE input), activate the timer for the TRIP signal. If the fault current remains during the timer
delay t, the TRIP output signal is activated. The function can be blocked by activation of the BLOCK
input.
542
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
BLOCK
TRIP
PU_A AND
PU_B OR
PU_C
ENABLE
en05000731_ansi.vsd
ANSI05000731 V1 EN-US
543
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
8.10.1 Identification
M14888-1 v4
PD
SYMBOL-S V1 EN-US
An open phase can cause negative and zero sequence currents which cause thermal stress on
rotating machines and can cause unwanted operation of zero sequence or negative sequence
current functions.
Normally the own breaker is tripped to correct such a situation. If the situation warrants the
surrounding breakers should be tripped to clear the unsymmetrical load situation.
The Pole discrepancy protection function CCPDSC (52PD) operates based on information from
auxiliary contacts of the circuit breaker for the three phases with additional criteria from
unsymmetrical phase currents when required.
CCPDSC (52PD)
I3P* TRIP
BLOCK PICK UP
BLKDBYAR
CLOSECMD
OPENCMD
EXTPDIND
52B_A
52A_A
52B_B
52A_B
52B_C
52A_C
ANSI13000305-2-en.vsdx
ANSI13000305 V2 EN-US
544
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
8.10.4 Signals
PID-3525-INPUTSIGNALS v6
PID-3525-OUTPUTSIGNALS v6
8.10.5 Settings
PID-3525-SETTINGS v6
545
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
C.B.
52a
52a
+
52a
52b
ANSI05000287 V1 EN-US
There is also a possibility to connect all phase selective auxiliary contacts (phase contact open and
phase contact closed) to binary inputs of the IED, see figure 301.
546
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
C.B.
+ 52b
poleOneOpened from C.B.
52b poleTwoOpened from C.B.
52b poleThreeOpened from C.B.
en05000288_ansi.vsd
ANSI05000288 V1 EN-US
Pole discrepancy can also be detected by means of phase selective current measurement. The
sampled analog phase currents are pre-processed in a discrete Fourier filter (DFT) block. From the
fundamental frequency components of each phase current the RMS value of each phase current is
derived. The smallest and the largest phase current are derived. If the smallest phase current is
lower than the setting CurrUnsymPU times the largest phase current the settable trip timer (tTrip)
is started. The tTrip timer gives a trip signal after the set delay. The TRIP signal is a pulse 150 ms
long. The current based pole discrepancy function can be set to be active either continuously or
only directly in connection to breaker open or close command.
The function also has a binary input that can be configured from the autoreclosing function, so
that the pole discrepancy function can be blocked during sequences with a single pole open if
single pole autoreclosing is used.
547
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
M13946-3 v7
BLOCK
OR
BLKDBYAR
PolPosAuxCont
AND
52b_A
52a_A
52b_B Pole
52a_B Disc repancy
52b_C detection
52a_C 150 ms
0- t TRIP
AND
0
OR
PD signal from CB
AND
EXTPDIND
CLOSECMD t+ 200 ms
OR
OPENCMD
AND
Unsymmetry current
detection
en 05000747_ansi.vsd
ANSI05000747 V1 EN-US
Figure 302: Simplified block diagram of pole discrepancy function CCPDSC (52PD) - contact
and current based
CCPDSC (52PD) is disabled if:
• The IED is in TEST mode and CCPDSC (52PD) has been blocked from the local HMI
• The input signal BLOCK is high
• The input signal BLKDBYAR is high
The BLOCK signal is a general purpose blocking signal of the pole discrepancy protection. It can be
connected to a binary input in the IED in order to receive a block command from external devices
or can be software connected to other internal functions in the IED itself in order to receive a block
command from internal functions. Through OR gate it can be connected to both binary inputs and
internal function outputs.
The BLKDBYAR signal blocks the pole discrepancy operation when a single phase autoreclosing
cycle is in progress. It can be connected to the output signal 1PT1 on SMBRREC (79) function block.
If the autoreclosing function is an external device, then BLKDBYAR has to be connected to a binary
input in the IED and this binary input is connected to a signalization “1phase autoreclosing in
progress” from the external autoreclosing device.
If the pole discrepancy protection is enabled, then two different criteria can generate a trip signal
TRIP:
If one or two poles of the circuit breaker have failed to open or to close the pole discrepancy
status, then the function input EXTPDIND is activated from the pole discrepancy signal derived
from the circuit breaker auxiliary contacts (one NO contact for each phase connected in parallel,
548
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
and in series with one NC contact for each phase connected in parallel) and, after a settable time
interval tTrip (0-60 s), a 150 ms trip pulse command TRIP is generated by the Polediscrepancy
function (52PD).
• any phase current is lower than CurrUnsymPU of the highest current in the three phases.
• the highest phase current is greater than CurrRelPU of IBase.
If these conditions are true, an unsymmetrical condition is detected and the internal signal INPS is
turned high. This detection is enabled to generate a trip after a set time delay tTrip if the
detection occurs in the next 200 ms after the circuit breaker has received a command to open trip
or close and if the unbalance persists. The 200 ms limitation is for avoiding unwanted operation
during unsymmetrical load conditions.
The pole discrepancy protection is informed that a trip or close command has been given to the
circuit breaker through the inputs CLOSECMD (for closing command information) and OPENCMD
(for opening command information). These inputs can be connected to terminal binary inputs if
the information are generated from the field (that is from auxiliary contacts of the close and open
push buttons) or may be software connected to the outputs of other integrated functions (that is
close command from a control function or a general trip from integrated protections).
8.11.1 Identification
SEMOD158941-2 v4
549
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
The task of a generator in a power plant is to convert mechanical energy available as a torque on a
rotating shaft to electric energy.
Sometimes, the mechanical power from a prime mover may decrease so much that it does not
cover bearing losses and ventilation losses. Then, the synchronous generator becomes a
synchronous motor and starts to take electric power from the rest of the power system. This
operating state, where individual synchronous machines operate as motors, implies no risk for the
machine itself. If the generator under consideration is very large and if it consumes lots of electric
power, it may be desirable to disconnect it to ease the task for the rest of the power system.
Often, the motoring condition may imply that the turbine is in a very dangerous state. The task of
the low forward power protection is to protect the turbine and not to protect the generator itself.
Figure 303 illustrates the low forward power and reverse power protection with underpower and
overpower functions respectively. The underpower IED gives a higher margin and should provide
better dependability. On the other hand, the risk for unwanted operation immediately after
synchronization may be higher. One should set the underpower IED to trip if the active power from
the generator is less than about 2%. One should set the overpower IED to trip if the power flow
from the network to the generator is higher than 1% depending on the type of turbine.
When IED with a metering class input CTs is used pickup can be set to more sensitive value
(e.g.0,5% or even to 0,2%).
Trip
Q Q
Trip
Line Line
Margin Margin
P P
ANSI06000315-1-en.vsd
ANSI06000315 V1 EN-US
550
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
GUPPDUP (37)
I3P* TRIP
V3P* TRIP1
BLOCK TRIP2
BLOCK1 PICKUP
BLOCK2 PICKUP1
PICKUP2
P
PPERCENT
Q
QPERCENT
ANSI07000027-2-en.vsd
ANSI07000027 V2 EN-US
8.11.4 Signals
PID-3709-INPUTSIGNALS v5
PID-3709-OUTPUTSIGNALS v5
551
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
8.11.5 Settings
PID-3709-SETTINGS v5
552
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
Chosen current
phasors P
P = POWRE
Q = POWIM
ANSI06000438-2-en.vsd
ANSI06000438 V2 EN-US
553
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
The function will use voltage and current phasors calculated in the pre-processing blocks. The
apparent complex power is calculated according to chosen formula as shown in table 321.
The active and reactive power is available from the function and can be used for monitoring and
fault recording.
The component of the complex power S = P + jQ in the direction Angle1(2) is calculated. If this
angle is 0° the active power component P is calculated. If this angle is 90° the reactive power
component Q is calculated.
The calculated power component is compared to the power pick up setting Power1(2). For
directional underpower protection, a pickup signal PICKUP1(2) is activated if the calculated power
component is smaller than the pick up value. For directional overpower protection, a pickup signal
PICKUP1(2) is activated if the calculated power component is larger than the pick up value. After a
set time delay TripDelay1(2) a trip TRIP1(2) signal is activated if the pickup signal is still active. At
554
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
activation of any of the two stages a common signal PICKUP will be activated. At trip from any of
the two stages also a common signal TRIP will be activated.
To avoid instability there is a settable hysteresis in the power function. The absolute hysteresis of
the stage1(2) is Hysteresis1(2) = abs (Power1(2) + drop-power1(2)). For generator low forward
power protection the power setting is very low, normally down to 0.02 p.u. of rated generator
power. The hysteresis should therefore be set to a smaller value. The drop-power value of stage1
can be calculated with the Power1(2), Hysteresis1(2): drop-power1(2) = Power1(2) + Hysteresis1(2)
For small power1 values the hysteresis1 may not be too big, because the drop-power1(2) would be
too small. In such cases, the hysteresis1 greater than (0.5 · Power1(2)) is corrected to the minimal
value.
If the measured power drops under the drop-power1(2) value, the function will reset after a set
time DropDelay1(2). The reset means that the pickup signal will drop out and that the timer of the
stage will reset.
In order to minimize the influence of the noise signal on the measurement it is possible to
introduce the recursive, low pass filtering of the measured values for S (P, Q). This will make slower
measurement response to the step changes in the measured quantity. Filtering is performed in
accordance with the following recursive formula:
S = TD ⋅ SOld + (1 − TD ) ⋅ SCalculated
EQUATION1959-ANSI V1 EN-US (Equation 138)
Where
S is a new measured value to be used for the protection function
Sold is the measured value given from the function in previous execution cycle
TD is settable parameter by the end user which influence the filter properties
Default value for parameter TD is 0.00. With this value the new calculated value is immediately
given out without any filtering (that is without any additional delay). When TD is set to value
bigger than 0, the filtering is enabled. A typical value for TD=0.92 in case of slow operating
functions.
Measured currents and voltages used in the Power function can be calibrated to get class 0.5
measuring accuracy. This is achieved by amplitude and angle compensation at 5, 30 and 100% of
rated current and voltage. The compensation below 5% and above 100% is constant and linear in
between, see example in figure 306.
555
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
Magnitude
% of In compensation
+10
IMagComp5 Measured
IMagComp30 current
IMagComp100
5 30 100 % of In
0-5%: Constant
-10 5-30-100%: Linear
>100%: Constant
Degrees Angle
compensation
+10
IAngComp30 Measured
current
IAngComp5
IAngComp100
5 30 100 % of In
-10
ANSI05000652_3_en.vsd
ANSI05000652 V3 EN-US
Analog outputs (Monitored data) from the function can be used for service values or in the
disturbance report. The active power is provided as MW value: P, or in percent of base power:
PPERCENT. The reactive power is provided as Mvar value: Q, or in percent of base power:
QPERCENT.
SEMOD175152-2 v10
556
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
8.12.1 Identification
SEMOD176574-2 v4
The task of a generator in a power plant is to convert mechanical energy available as a torque on a
rotating shaft to electric energy.
Sometimes, the mechanical power from a prime mover may decrease so much that it does not
cover bearing losses and ventilation losses. Then, the synchronous generator becomes a
synchronous motor and starts to take electric power from the rest of the power system. This
operating state, where individual synchronous machines operate as motors, implies no risk for the
machine itself. If the generator under consideration is very large and if it consumes lots of electric
power, it may be desirable to disconnect it to ease the task for the rest of the power system.
Often, the motoring condition may imply that the turbine is in a very dangerous state. The task of
the reverse power protection is to protect the turbine and not to protect the generator itself.
Figure 307 illustrates the low forward power and reverse power protection with underpower and
overpower functions respectively. The underpower IED gives a higher margin and should provide
better dependability. On the other hand, the risk for unwanted operation immediately after
synchronization may be higher. One should set the underpower IED to trip if the active power from
the generator is less than about 2%. One should set the overpower IED to trip if the power flow
from the network to the generator is higher than 1%.
When IED with a metering class input CTs is used pickup can be set to more sensitive value
(e.g.0,5% or even to 0,2%).
557
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
Trip
Q Q
Trip
Line Line
Margin Margin
P P
ANSI06000315-1-en.vsd
ANSI06000315 V1 EN-US
Figure 307: Reverse power protection with underpower IED and overpower IED
GOPPDOP (32)
I3P* TRIP
V3P* TRIP1
BLOCK TRIP2
BLOCK1 PICKUP
BLOCK2 PICKUP1
PICKUP2
P
PPERCENT
Q
QPERCENT
ANSI07000028-2-en.vsd
ANSI07000028 V2 EN-US
8.12.4 Signals
PID-3710-INPUTSIGNALS v5
558
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
PID-3710-OUTPUTSIGNALS v5
8.12.5 Settings
PID-3710-SETTINGS v5
559
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
560
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
Chosen current
phasors P
P = POWRE
Q = POWIM
ANSI06000567-2-en.vsd
ANSI06000567 V2 EN-US
561
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
The active and reactive power is available from the function and can be used for monitoring and
fault recording.
The component of the complex power S = P + jQ in the direction Angle1(2) is calculated. If this
angle is 0° the active power component P is calculated. If this angle is 90° the reactive power
component Q is calculated.
The calculated power component is compared to the power pick up setting Power1(2). A pickup
signal PICKUP1(2) is activated if the calculated power component is larger than the pick up value.
After a set time delay TripDelay1(2) a trip TRIP1(2) signal is activated if the pickup signal is still
active. At activation of any of the two stages a common signal PICKUP will be activated. At trip
from any of the two stages also a common signal TRIP will be activated.
To avoid instability there is a settable hysteresis in the power function. The absolute hysteresis of
the stage1(2) is Hysteresis1(2) = abs (Power1(2) – drop-power1(2)). For generator reverse power
protection the power setting is very low, normally down to 0.02 p.u. of rated generator power. The
562
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
hysteresis should therefore be set to a smaller value. The drop-power value of stage1 can be
calculated with the Power1(2), Hysteresis1(2): drop-power1(2) = Power1(2) – Hysteresis1(2)
For small power1 values the hysteresis1 may not be too big, because the drop-power1(2) would be
too small. In such cases, the hysteresis1 greater than (0.5 · Power1(2)) is corrected to the minimal
value.
If the measured power drops under the drop-power1(2) value the function will reset after a set
time DropDelay1(2). The reset means that the pickup signal will drop out ant that the timer of the
stage will reset.
In order to minimize the influence of the noise signal on the measurement it is possible to
introduce the recursive, low pass filtering of the measured values for S (P, Q). This will make slower
measurement response to the step changes in the measured quantity. Filtering is performed in
accordance with the following recursive formula:
S = k × SOld + (1 - k ) × SCalculated
EQUATION1959 V1 EN-US (Equation 148)
Where
S is a new measured value to be used for the protection function
Sold is the measured value given from the function in previous execution cycle
k is settable parameter by the end user which influence the filter properties
Default value for parameter k is 0.00. With this value the new calculated value is immediately given
out without any filtering (that is, without any additional delay). When k is set to value bigger than
0, the filtering is enabled. A typical value for k = 0.92 in case of slow operating functions.
Measured currents and voltages used in the Power function can be calibrated to get class 0.5
measuring accuracy. This is achieved by amplitude and angle compensation at 5, 30 and 100% of
rated current and voltage. The compensation below 5% and above 100% is constant and linear in
between, see example in figure 310.
563
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
Magnitude
% of In compensation
+10
IMagComp5 Measured
IMagComp30 current
IMagComp100
5 30 100 % of In
0-5%: Constant
-10 5-30-100%: Linear
>100%: Constant
Degrees Angle
compensation
+10
IAngComp30 Measured
current
IAngComp5
IAngComp100
5 30 100 % of In
-10
ANSI05000652_3_en.vsd
ANSI05000652 V3 EN-US
Analog outputs from the function can be used for service values or in the disturbance report. The
active power is provided as MW value: P, or in percent of base power: PPERCENT. The reactive
power is provided as Mvar value: Q, or in percent of base power: QPERCENT.
SEMOD175159-2 v8
564
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
8.13.1 Identification
SEMOD172362-2 v2
Conventional protection functions cannot detect the broken conductor condition. Broken
conductor check BRCPTOC (46) function, consisting of continuous phase selective current
unsymmetrical check on the line where the IED is connected, gives an alarm or trip at detecting
broken conductors.
BRCPTOC (46)
I3P* TRIP
BLOCK PICKUP
BLKTR
ANSI07000034-2-en.vsd
ANSI07000034 V2 EN-US
8.13.4 Signals
PID-3479-INPUTSIGNALS v4
PID-3479-OUTPUTSIGNALS v5
565
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
8.13.5 Settings
PID-3479-SETTINGS v5
Broken conductor check (BRCPTOC, 46) detects a broken conductor condition by detecting the
asymmetry between currents in the three phases. The current-measuring elements continuously
measure the three-phase currents.
• The difference in currents between the phase with the lowest current and the phase with the
highest current is greater than set percentage Pickup_ub of the highest phase current
• The lowest phase current is below 50% of the minimum setting value Pickup_PH
The third condition is included to avoid problems in systems involving parallel lines. If a conductor
breaks in one phase on one line, the parallel line will experience an increase in current in the same
566
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
phase. This might result in the first two conditions being satisfied. If the unsymmetrical detection
lasts for a period longer than the set time tOper the TRIP output is activated.
The simplified logic diagram of the broken conductor check function is shown in figure 312
• The IED is in TEST status and the function has been blocked from the local HMI test menu
(BlockBRC=Yes).
• The input signal BLOCK is high.
The BLOCK input can be connected to a binary input of the IED in order to receive a block
command from external devices, or can be software connected to other internal functions of the
IED itself to receive a block command from internal functions.
The output trip signal TRIP is a three-phase trip. It can be used to command a trip to the circuit
breaker or for alarm purpose only.
TEST
TEST-ACTIVE
AND
BlockBRC = Yes
BRC--PICKUP
Function Enable
BRC--BLOCK OR
0-t BRC--TRIP
AND
Unsymmetrical 0
Current Detection
PU_ub
IA<50%Pickup_PN
IB<50%Pickup_PN OR
IC<50%Pickup_PN
en07000123.vsd
IEC07000123 V2 EN-US
Figure 312: Simplified logic diagram for Broken conductor check BRCPTOC (46)
SEMOD175200-2 v7
567
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
Voltage-restrained time overcurrent protection (VRPVOC, 51V) function can be used as generator
backup protection against short-circuits.
The overcurrent protection feature has a settable current level that can be used either with
definite time or inverse time characteristic. Additionally, it can be voltage controlled/restrained.
One undervoltage step with definite time characteristic is also available within the function in
order to provide functionality for overcurrent protection with undervoltage seal-in.
VRPVOC (51V)
I3P* TRIP
V3P* TROC
BLOCK 27 Trip
BLKOC PICKUP
BLKUV PU_OC
27 PU
ANSI14000056-1-en.vsd
ANSI12000184 V2 EN-US
568
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
8.14.4 Signals
PID-3858-INPUTSIGNALS v6
PID-3858-OUTPUTSIGNALS v7
8.14.5 Settings
PID-3858-SETTINGS v6
569
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
The voltage-restrained time overcurrent protection VRPVOC (51V) function is always connected to
three-phase current and three-phase voltage input in the configuration tool (ACT), but it will
570
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
always measure the maximum of the three-phase currents and the minimum of the three phase-
to-phase voltages. If frequency tracking mode for preprocessing blocks is used, then the function
operates properly in wide frequency range (e.g. 10-90 Hz).
GlobalBaseSel defines the particular Global Base Values Group where the base quantities of the
function are set. In that Global Base Values Group:
IBase shall be entered as rated phase current of the protected object in primary amperes.
VBase shall be entered as rated phase-to-phase voltage of the protected object in primary kV.
The overcurrent step simply compares the magnitude of the measured current quantity with the
set pickup level. The overcurrent step picks up if the magnitude of the measured current quantity
is higher than the set level.
• Voltage restrained overcurrent (when setting parameter VDepMode = Slope); the pickup level
of the overcurrent stage changes according to the Figure 314. The voltage restrained
characteristic is defined by the two points: (0.25*VBase ; VDepFact *Pickup_Curr/100*IBase)
and (VHighLimit/100*VBase; Pickup_Curr/100*IBase). In the first point the factor 0.25 that
multiply VBase cannot be changed.
PickupCurr
VDepFact * PickupCurr
0,25 VHighLimit
VBase
ANSI10000123-2-en.vsd
ANSI10000123 V2 EN-US
Figure 314: Example for pickup level of the current variation as function of measured voltage
magnitude in Slope mode of operation
571
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
• Voltage controlled overcurrent (when setting parameter VDepMode = Step); the pickup level
of the overcurrent stage changes according to the Figure 315.
PickupCurr
VDepFact * PickupCurr
VHighLimit VBase
ANSI10000124-2-en.vsd
ANSI10000124 V2 EN-US
Figure 315: Example for pickup level of the current variation as function of measured voltage
magnitude in Step mode of operation
DEF time
selected 0-tDef_OC
0 TROC
OR
MaxPhCurr
a PU_OC
a>b
b
PickupCurr
X Inverse
Inverse
time
Voltage selected
control or
restraint
feature
MinPh-Ph Voltage
ANSI10000214-2-en.vsd
ANSI10000214 V2 EN-US
572
Technical manual
1MRK 505 344-UUS B Section 8
Current protection
DEF time
selected 0-tDef_UV TRUV
0
MinPh-PhVoltage a
b>a
b PU_UV
AND
PickupVolt
Operation_UV=Disabled
BLKUV
ANSI10000213-2-en.vsd
ANSI10000213 V2 EN-US
The undervoltage step simply compares the magnitude of the measured voltage quantity with the
set pickup level. The undervoltage step picks up if the magnitude of the measured voltage
quantity is lower than the set level.
The pickup signal starts a definite time delay. If the value of the pickup signal is one for longer
than the set time delay, the undervoltage step sets its trip signal to one.
This undervoltage functionality together with additional ACT logic can be used to provide
functionality for overcurrent protection with undervoltage seal-in.
Inverse time characteristics, 13 curve types See tables 1135 and 1137
see tables 1135 and 1137
Table continues on next page
573
Technical manual
Section 8 1MRK 505 344-UUS B
Current protection
Overcurrent: -
Critical impulse time 10 ms typically at 0 to 2 x Iset
Impulse margin time 15 ms typically
Undervoltage: -
Critical impulse time 10ms typically at 2 to 0 x Vset
Impulse margin time 15 ms typically
574
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
9.1.1 Identification
M16876-1 v6
3U<
V2 EN-US
SYMBOL-R-2U-GREATER-THAN
Undervoltages can occur in the power system during faults or abnormal conditions. Two step
undervoltage protection (UV2PTUV, 27) function can be used to open circuit breakers to prepare
for system restoration at power outages or as long-time delayed back-up to primary protection.
UV2PTUV (27) has two voltage steps, each with inverse or definite time delay.
UV2PTUV (27) has a high reset ratio to allow settings close to system service voltage.
UV2PTUV (27)
V3P* TRIP
BLOCK TRST1
BLKTR1 TRST1_A
BLK1 TRST1_B
BLKTR2 TRST1_C
BLK2 TRST2
TRST2_A
TRST2_B
TRST2_C
PICKUP
PU_ST1
PU_ST1_A
PU_ST1_B
PU_ST1_C
PU_ST2
PU_ST2_A
PU_ST2_B
PU_ST2_C
ANSI06000276-2-en.vsd
ANSI06000276 V2 EN-US
575
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
9.1.4 Signals
PID-3586-INPUTSIGNALS v6
PID-3586-OUTPUTSIGNALS v6
576
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
9.1.5 Settings
PID-3586-SETTINGS v6
577
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
578
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
Two-step undervoltage protection (UV2PTUV ,27) is used to detect low power system voltage.
UV2PTUV (27) has two voltage measuring steps with separate time delays. If one, two or three
phase voltages decrease below the set value, a corresponding PICKUP signal is generated.
UV2PTUV (27) can be set to PICKUP/TRIP based on 1 out of 3, 2 out of 3 or 3 out of 3 of the
measured voltages, being below the set point. If the voltage remains below the set value for a time
period corresponding to the chosen time delay, the corresponding trip signal is issued. To avoid
an unwanted trip due to disconnection of the related high voltage equipment, a voltage controlled
blocking of the function is available, that is, if the voltage is lower than the set blocking level the
function is blocked and no PICKUP or TRIP signal is generated.The time delay characteristic is
individually chosen for each step and can be either definite time delay or inverse time delay.
579
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
Depending on the set ConnType value, UV2PTUV (27) measures phase-to-ground or phase-to-
phase voltages and compare against set values, Pickup1 and Pickup2. The parameters OpMode1
and OpMode2 influence the requirements to activate the PICKUP outputs. Either 1 out of 3, 2 out
of 3, or 3 out of 3 measured voltages have to be lower than the corresponding set point to issue
the corresponding PICKUP signal.
To avoid oscillations of the output PICKUP signal, a hysteresis has been included.
The time delay for the two steps can be either definite time delay (DT) or inverse time
undervoltage (TUV). For the inverse time delay three different modes are available:
• inverse curve A
• inverse curve B
• customer programmable inverse curve
TD
t=
Vpickup < -V
Vpickup <
ANSIEQUATION1431 V1 EN-US (Equation 151)
where:
Vpickup< Set value for step 1 and step 2
V Measured voltage
TD × 480
t= 2.0
+ 0.055
æ Vpickup < -V ö
ç 32 × - 0.5 ÷
è Vpickup < ø
EQUATION1608 V1 EN-US (Equation 152)
580
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
é ù
ê ú
TD × A
t=ê ú+D
ê æ Vpickup < -V ö ú
P
êç B × -C÷ ú
ëè Vpickup ø û
EQUATION1609 V1 EN-US (Equation 153)
When the denominator in the expression is equal to zero the time delay will be infinity. There will
be an undesired discontinuity. Therefore a tuning parameter CrvSatn is set to compensate for this
phenomenon. In the voltage interval Vpickup< down to Vpickup< · (1.0 – CrvSatn/100) the used
voltage will be: Vpickup< · (1.0 – CrvSatn/100). If the programmable curve is used this parameter
must be calculated so that:
CrvSatn
B× -C > 0
100
EQUATION1435 V1 EN-US (Equation 154)
The lowest voltage is always used for the inverse time delay integration. The details of the
different inverse time characteristics are shown in section "Inverse characteristics".
Voltage
VA
VB
VC
IDMT Voltage
Time
ANSI12000186-1-en.vsd
ANSI12000186 V2 EN-US
Figure 319: Voltage used for the inverse time characteristic integration
Trip signal issuing requires that the undervoltage condition continues for at least the user set
time delay. This time delay is set by the parameter t1 and t2 for definite time mode (DT) and by
some special voltage level dependent time curves for the inverse time mode (TUV). If the pickup
condition, with respect to the measured voltage, ceases during the delay time, and is not fulfilled
again within a user-defined reset time (tReset1 and tReset2 for the definite time and tIReset1 and
tIReset2 pickup for the inverse time) the corresponding pickup output is reset. After leaving the
hysteresis area, the pickup condition must be fulfilled again and it is not sufficient for the signal to
only return back to the hysteresis area. For the undervoltage function the TUV reset time is
constant and does not depend on the voltage fluctuations during the drop-off period. However,
there are three ways to reset the timer: the timer is reset instantaneously, the timer value is frozen
during the reset time, or the timer value is linearly decreased during the reset time. See figure 320
and figure 321.
581
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
tIReset1
Voltage Measured
PICKUP Voltage
HystAbs1
TRIP
PICKUP1
Time
PICKUP
TRIP
Time
Integrator Frozen Timer
Time
Linearly
Instantaneous
decreased
ANSI055000010‐4‐en.vsdx
ANSI05000010 V4 EN-US
Figure 320: Voltage profile not causing a reset of the pickup signal for step 1, and inverse time delay at
different reset types
582
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
Voltage tIReset1
PICKUP
PICKUP
HystAbs1 Measured Voltage
TRIP
PICKUP 1
Time
PICKUP t
TRIP
Time
Integrator Frozen Timer
Time
Linearly
Instantaneous
decreased ANSI05000011-3-en.vsdx
ANSI05000011 V3 EN-US
Figure 321: Voltage profile causing a reset of the pickup signal for step 1, and inverse time delay at different
reset types
Definite timer delay
When definite time delay is selected the function will trip as shown in figure 322. Detailed
information about individual stage reset/operation behavior is shown in figure 323 and figure 324
583
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
respectively. Note that by setting tResetn = 0.0s, instantaneous reset of the definite time delayed
stage is ensured.
PU_ST1
V
a
a<b 0 t1 TRST1
Pickup1
b R tReset1 0
AND
ANSI09000785-3-en.vsd
ANSI09000785 V3 EN-US
Pickup1
PU_ST1
TRST1
tReset1
t1
ANSI10000039-3-en.vsd
ANSI10000039 V3 EN-US
584
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
Pickup1
PU_ST1
TRST1
tReset1
t1
ANSI10000040-3-en.vsd
ANSI10000040 V3 EN-US
It is possible to block Two step undervoltage protection UV2PTUV (27) partially or completely, by
binary input signals or by parameter settings, where:
If the measured voltage level decreases below the setting of IntBlkStVal1, either the trip output of
step 1, or both the trip and the PICKUP outputs of step 1, are blocked. The characteristic of the
blocking is set by the IntBlkSel1 parameter. This internal blocking can also be set to Disabled
resulting in no voltage based blocking. Corresponding settings and functionality are valid also for
step 2.
In case of disconnection of the high voltage component the measured voltage will get very low.
The event will PICKUP both the under voltage function and the blocking function, as seen in figure
325. The delay of the blocking function must be set less than the time delay of under voltage
function.
585
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
V Disconnection
Normal voltage
Pickup1
Pickup2
tBlkUV1 <
t1,t1Min
IntBlkStVal1
tBlkUV2 <
t2,t2Min
IntBlkStVal2
Time
Block step 1
Block step 2
en05000466_ansi.vsd
ANSI05000466 V1 EN-US
The voltage measuring elements continuously measure the three phase-to-neutral voltages or the
three phase-to-phase voltages. Recursive fourier filters or true RMS filters of input voltage signals
are used. The voltages are individually compared to the set value, and the lowest voltage is used
for the inverse time characteristic integration. A special logic is included to achieve the 1 out of 3, 2
out of 3 and 3 out of 3 criteria to fulfill the PICKUP condition. The design of Two step undervoltage
protection UV2PTUV (27) is schematically shown in Figure 326.
586
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
VA Comparator PU_ST1_A
VA < V1< Voltage Phase Phase 1
Selector
PU_ST1_B
VB Comparator OpMode1 Phase 2
VB < V1< 1 out of 3
2 out of 3 Pickup PU_ST1_C
3 out of 3 Phase 3 t1
VC Comparator t1Reset
VC < V1< IntBlkStVal1 & PU_ST1
Trip OR
Output
PICKUP Logic TRST1_A
Step 1 TRST1_B
Time integrator
tIReset1 TRIP
MinVoltSelector
ResetTypeCrv1 TRST1_C
TRST1
OR
Comparator PU_ST2_A
VA < V2< Voltage Phase Phase 1
Selector
PU_ST2_B
Comparator OpMode2 Phase 2
VB < V2< 1 out of 3 Pickup
2 out of 3 t2 PU_ST2_C
3 out of 3 Phase 3 t2Reset
Comparator IntBlkStVal2 &
VC < V2< Trip PU_ST2
Output OR
Logic
PICKUP TRST2_A
Step 2
TRST2_B
Time integrator
tIReset2 TRIP
MinVoltSelector
ResetTypeCrv2 TRST2_C
TRST2
OR
PICKUP
OR
TRIP
OR
ANSI05000012-3-en.vsd
ANSI05000012 V3 EN-US
Figure 326: Schematic design of Two step undervoltage protection UV2PTUV (27)
M13290-1 v14
587
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
9.2.1 Identification
M17002-1 v7
3U>
SYMBOL-C-2U-SMALLER-THAN V2 EN-US
Overvoltages may occur in the power system during abnormal conditions such as sudden power
loss, tap changer regulating failures, and open line ends on long lines.
Two step overvoltage protection (OV2PTOV, 59) function can be used to detect open line ends,
normally then combined with a directional reactive over-power function to supervise the system
voltage. When triggered, the function will cause an alarm, switch in reactors, or switch out
capacitor banks.
OV2PTOV (59) has two voltage steps, each of them with inverse or definite time delayed.
OV2PTOV (59) has a high reset ratio to allow settings close to system service voltage.
588
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
OV2PTOV (59)
V3P* TRIP
BLOCK TRST1
BLKTR1 TRST1_A
BLK1 TRST1_B
BLKTR2 TRST1_C
BLK2 TRST2
TRST2_A
TRST2_B
TRST2_C
PICKUP
PU_ST1
PU_ST1_A
PU_ST1_B
PU_ST1_C
PU_ST2
PU_ST2_A
PU_ST2_B
PU_ST2_C
ANSI06000277-2-en.vsd
ANSI06000277 V2 EN-US
9.2.4 Signals
PID-3535-INPUTSIGNALS v6
PID-3535-OUTPUTSIGNALS v6
589
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
9.2.5 Settings
PID-3535-SETTINGS v6
590
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
591
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
Two step overvoltage protection OV2PTOV (59) is used to detect high power system voltage.
OV2PTOV (59) has two steps with separate time delays. If one-, two- or three-phase voltages
increase above the set value, a corresponding PICKUP signal is issued. OV2PTOV (59) can be set to
PICKUP/TRIP, based on 1 out of 3, 2 out of 3 or 3 out of 3 of the measured voltages, being above
the set point. If the voltage remains above the set value for a time period corresponding to the
chosen time delay, the corresponding trip signal is issued.
The time delay characteristic is individually chosen for the two steps, and can be either definite
time or inverse time delayed.
The voltage related settings are made in percent of the global set base voltage VBase, which is set
in kV, phase-to-phase.
The setting of the analog inputs are given as primary phase-to-ground or phase-to-phase voltage.
OV2PTOV (59) will trip if the voltage gets higher than the set percentage of the set base voltage
VBase. This means operation for phase-to-ground voltage over:
592
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
All the three voltages are measured continuously, and compared with the set values, Pickup1 for
Step 1 and Pickup2 for Step 2. The parameters OpMode1 and OpMode2 influence the requirements
to activate the PICKUP outputs. Either 1 out of 3, 2 out of 3 or 3 out of 3 measured voltages have to
be higher than the corresponding set point to issue the corresponding PICKUP signal.
The time delay for the two steps can be either definite time delay (DT) or inverse time delay (TOV).
For the inverse time delay four different modes are available:
• inverse curve A
• inverse curve B
• inverse curve C
• customer programmable inverse curve
TD
t=
V − Vpickup >
Vpickup >
EQUATION1625 V2 EN-US (Equation 157)
where:
Vpickup> Set value for step 1 and step 2
V Measured voltage
593
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
TD ⋅ 480
t= + 0.035
V − Vpickup >
32 ⋅ − 0.5
Vpickup >
ANSIEQUATION2287 V3 EN-US (Equation 158)
TD ⋅ 480
t= + 0.035
V − Vpickup >
32 ⋅ − 0.5
Vpickup >
ANSIEQUATION2288 V2 EN-US (Equation 159)
The customer programmable curve is defined by the below equation, where A, B, C, D, k and p are
settings:
TD × A
t= P
+D
æ V - Vpickup ö
çB× -C÷
è Vpickup ø
EQUATION1616 V1 EN-US (Equation 160)
When the denominator in the expression is equal to zero the time delay will be infinity. There will
be an undesired discontinuity. Therefore, a tuning parameter CrvSatn is set to compensate for this
phenomenon. In the voltage interval Vpickup up to Vpickup · (1.0 + CrvSatn/100) the used voltage
will be: Vpickup · (1.0 + CrvSatn/100). If the programmable curve is used this parameter must be
calculated so that:
CrvSatn
B× -C > 0
100
EQUATION1435 V1 EN-US (Equation 161)
The highest phase (or phase-to-phase) voltage is always used for the inverse time delay
integration, see figure 328. The details of the different inverse time characteristics are shown in
section "Inverse characteristics".
594
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
Voltage
IDMT Voltage
VA
VB
VC
Time
ANSI05000016-2-en.vsd
ANSI05000016 V2 EN-US
Figure 328: Voltage used for the inverse time characteristic integration
Operation of the trip signal requires that the overvoltage condition continues for at least the user
set time delay. This time delay is set by the parameter t1 and t2 for definite time mode (DT) and by
selected voltage level dependent time curves for the inverse time mode (TOV). If the PICKUP
condition, with respect to the measured voltage ceases during the delay time, and is not fulfilled
again within a user defined reset time (tReset1 and tReset2 for the definite time and tIReset1 and
tIReset2 for the inverse time) the corresponding PICKUP output is reset, after that the defined
reset time has elapsed. Here it should be noted that after leaving the hysteresis area, the PICKUP
condition must be fulfilled again and it is not sufficient for the signal to only return back to the
hysteresis area. The hysteresis value for each step is settable HystAbsn (where n means either 1 or
2 respectively) to allow a high and accurate reset of the function. For OV2PTOV (59) the TOV reset
time is constant and does not depend on the voltage fluctuations during the drop-off period.
However, there are three ways to reset the timer: either the timer is reset instantaneously, or the
timer value is frozen during the reset time, or the timer value is linearly decreased during the reset
time.
595
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
tIReset1
tIReset1
Voltage
PICKUP
TRIP
PU_Overvolt1
HystAbs1
Measured
Voltage
Time
PICKUP t
TRIP
Time Linearly
Integrator
decreased
Frozen Timer
t
Time
Instantaneous
ANSI05000019-3-en.vsd
ANSI05000019 V3 EN-US
Figure 329: Voltage profile not causing a reset of the PICKUP signal for step 1, and inverse time delay at
different reset types
596
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
tIReset1
Voltage
PICKUP TRIP
PICKUP
HystAbs1
Pickup1
Measured
Voltage
Time
PICKUP t
TRIP
Time
Integrator Frozen Timer
Time
ANSI05000020 V3 EN-US
Figure 330: Voltage profile causing a reset of the PICKUP signal for step 1, and inverse time delay at different
reset types
Definite time delay
When definite time delay is selected, the function will trip as shown in figure 331. Detailed
information about individual stage reset/operation behavior is shown in figure 332 and figure 333
respectively. Note that by setting tResetn = 0.0s (where n means either 1 or 2 respectively),
instantaneous reset of the definite time delayed stage is ensured.
597
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
PU_ST1
V tReset1 t1
a
a>b t t
TRST1
Vpickup>
b AND
OFF ON
Delay Delay
ANSI10000100-2-en.vsd
ANSI10000100 V2 EN-US
Figure 331: Detailed logic diagram for step 1, definite time delay, DT operation
Pickup1
PICKUP
TRIP
tReset1
t1
ANSI10000037-2-en.vsd
ANSI10000037 V2 EN-US
Figure 332: Example for step 1, Definite Time Delay stage 1 reset
598
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
Pickup1
PICKUP
TRIP
tReset1
t1
ANSI10000038-2-en.vsd
ANSI10000038 V2 EN-US
It is possible to block Two step overvoltage protection OV2PTOV, (59) partially or completely, by
binary input signals where:
The voltage measuring elements continuously measure the three phase-to-ground voltages or the
three phase-to-phase voltages. Recursive Fourier filters or true RMS filters of input voltage signals
are used. The phase voltages are individually compared to the set value, and the highest voltage is
used for the inverse time characteristic integration. A special logic is included to achieve the 1 out
of 3, 2 out of 3 or 3 out of 3 criteria to fulfill the PICKUP condition. The design of Two step
overvoltage protection (OV2PTOV, 59) is schematically described in figure 334.
599
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
VA Comparator PU_ST1_A
VA > Phase A
Pickup 1 Voltage Phase
Selector PU_ST1_B
VB Comparator
OpMode1 Phase B
VB >
Pickup 1 1 out of 3 Pickup
2 out of 3 t1 PU_ ST1_C
3 out of 3 Phase C
VC Comparator t1Reset
VC > &
Pickup 1 Phase C Trip PU_ST1
OR
Output
Logic
PICKUP TRST1-A
Step1
TRST1_B
Time integrator TRIP
MaxVoltSelect
tIReset1
ResetTypeCrv1 TRST1_C
TRST1
OR
Comparator
VA > PU_ST2_A
Pickup 2 Voltage Phase Phase A
Selector
PU_ST2_B
Comparator OpMode2 Phase B
VB >
Pickup 2 1 out of 3
2 out of 3 PU_ST2_C
3 out of 3 Pickup
Phase C
Comparator t2
VC > t2Reset
Pickup 2 & PU_ST2
OR
Trip
Output
PICKUP Logic TRST2-A
Step 2 TRST2-B
Time integrator TRIP
MaxVoltSelect tIReset2
ResetTypeCrv2 TRST2-C
TRST2
OR
OR PICKUP
TRIP
OR
ANSI05000013-2-en.vsd
_ .
ANSI05000013 V2 EN-US
Figure 334: Schematic design of Two step overvoltage protection OV2PTOV (59)
600
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
M13304-1 v12
9.3.1 Identification
SEMOD54295-2 v5
Residual voltages may occur in the power system during ground faults.
601
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
Two step residual overvoltage protection ROV2PTOV (59N) function calculates the residual voltage
from the three-phase voltage input transformers or measures it from a single voltage input
transformer fed from a broken delta or neutral point voltage transformer.
ROV2PTOV (59N) has two voltage steps, each with inverse or definite time delay.
ROV2PTOV (59N)
V3P* TRIP
BLOCK TRST1
BLKTR1 TRST2
BLK1 PICKUP
BLKTR2 PU_ST1
BLK2 PU_ST2
ANSI06000278-2-en.vsd
ANSI06000278 V2 EN-US
9.3.4 Signals
PID-3531-INPUTSIGNALS v5
PID-3531-OUTPUTSIGNALS v5
602
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
9.3.5 Settings
PID-3531-SETTINGS v5
603
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
604
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
Two step residual overvoltage protection ROV2PTOV (59N) is used to detect high single-phase
voltage, such as high residual voltage, also called 3V0. The residual voltage can be measured
directly from a voltage transformer in the neutral of a power transformer or from a three-phase
voltage transformer, where the secondary windings are connected in an open delta. Another
possibility is to measure the three-phase voltages and internally in the IED calculate the
corresponding residual voltage and connect this calculated residual voltage to ROV2PTOV (59N).
ROV2PTOV (59N) has two steps with separate time delays. If the single-phase (residual) voltage
remains above the set value for a time period corresponding to the chosen time delay, the
corresponding TRIP signal is issued.
The time delay characteristic is individually chosen for the two steps and can be either, definite
time delay or inverse time delay.
The voltage related settings are made in percent of the base voltage, which is set in kV, phase-
phase.
The residual voltage is measured continuously, and compared with the set values, Pickup1 and
Pickup2.
To avoid oscillations of the output PICKUP signal, a hysteresis has been included.
The time delay for the two steps can be either definite time delay (DT) or inverse time delay (TOV).
For the inverse time delay four different modes are available:
• inverse curve A
• inverse curve B
• inverse curve C
• customer programmable inverse curve
TD
t=
æ V - Vpickup > ö
ç ÷
è Vpickup > ø
ANSIEQUATION2422 V1 EN-US (Equation 162)
where:
Vn> Set value for step 1 and step 2
V Measured voltage
605
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
TD × 480
t= 2.0
- 0.035
æ V - Vpickup > ö
ç 32 × - 0.5 ÷
è Vpickup > ø
ANSIEQUATION2423 V1 EN-US (Equation 163)
TD × 480
t= 3.0
+ 0.035
æ V - Vpickup > ö
ç 32 × - 0.5 ÷
è Vpickup > ø
ANSIEQUATION2421 V1 EN-US (Equation 164)
TD × A
t= P
+D
æ V - Vpickup ö
çB× -C÷
è Vpickup ø
EQUATION1616 V1 EN-US (Equation 165)
When the denominator in the expression is equal to zero the time delay will be infinity. There will
be an undesired discontinuity. Therefore a tuning parameter CrvSatn is set to compensate for this
phenomenon. In the voltage interval Vpickup up to Vpickup · (1.0 + CrvSatn/100) the used voltage
will be: Vpickup · (1.0 + CrvSatn/100). If the programmable curve is used this parameter must be
calculated so that:
CrvSatn
B× -C > 0
100
EQUATION1440 V1 EN-US (Equation 166)
The details of the different inverse time characteristics are shown in section "Inverse
characteristics".
TRIP signal issuing requires that the residual overvoltage condition continues for at least the user
set time delay. This time delay is set by the parameter t1 and t2 for definite time mode (DT) and by
some special voltage level dependent time curves for the inverse time mode (TOV).
If the PICKUP condition, with respect to the measured voltage ceases during the delay time, and is
not fulfilled again within a user defined reset time (tReset1 and tReset2 for the definite time and
tIReset1 and tIReset2 for the inverse time) the corresponding PICKUP output is reset, after the
defined reset time has elapsed.
Here it should be noted that after leaving the hysteresis area, the PICKUP condition must be
fulfilled again and it is not sufficient for the signal to only return back to the hysteresis area. Also
notice that for the overvoltage function TOV reset time is constant and does not depend on the
voltage fluctuations during the drop-off period. However, there are three ways to reset the timer,
either the timer is reset instantaneously, or the timer value is frozen during the reset time, or the
timer value is linearly decreased during the reset time. See figure 336 and figure 337.
606
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
tIReset1
tIReset1
Voltage
PICKUP
TRIP
PU_Overvolt1
HystAbs1
Measured
Voltage
Time
PICKUP t
TRIP
Time Linearly
Integrator
decreased
Frozen Timer
t
Time
Instantaneous
ANSI05000019-3-en.vsd
ANSI05000019 V3 EN-US
Figure 336: Voltage profile not causing a reset of the PICKUP signal for step 1, and inverse time delay
607
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
tIReset1
Voltage
PICKUP TRIP
PICKUP
HystAbs1
Pickup1
Measured
Voltage
Time
PICKUP t
TRIP
Time
Integrator Frozen Timer
Time
ANSI05000020 V3 EN-US
Figure 337: Voltage profile causing a reset of the PICKUP signal for step 1, and inverse time delay
Definite timer delay
When definite time delay is selected, the function will trip as shown in figure 338. Detailed
information about individual stage reset/operation behavior is shown in figure 339 and figure 340
respectively. Note that by setting tResetn = 0.0s, instantaneous reset of the definite time delayed
stage is ensured.
608
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
PU_ST1
V tReset1 t1
a
a>b t t
TRST1
Vpickup>
b AND
OFF ON
Delay Delay
ANSI10000100-2-en.vsd
ANSI10000100 V2 EN-US
Figure 338: Detailed logic diagram for step 1, Definite time delay, DT operation
Pickup1
PICKUP
TRIP
tReset1
t1
ANSI10000037-2-en.vsd
ANSI10000037 V2 EN-US
609
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
Pickup1
PICKUP
TRIP
tReset1
t1
ANSI10000038-2-en.vsd
ANSI10000038 V2 EN-US
It is possible to block Two step residual overvoltage protection ROV2PTOV (59N) partially or
completely, by binary input signals where:
The voltage measuring elements continuously measure the residual voltage. Recursive Fourier
filters filter the input voltage signal for the rated frequency. The single input voltage is compared
to the set value, and is also used for the inverse time characteristic integration. The design of Two
step residual overvoltage protection (ROV2PTOV, 59N) is schematically described in figure 341.
610
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
Comparator Phase 1
VN PU_ ST1
VN >
Pickup 1
Pickup TRST1
PICKUP t1
tReset1
&
Trip
Time integrator Output
tIReset1 TRIP Logic
ResetTypeCrv1 Step 1
Comparator PU_ST2
Phase 1
VN >
TRST2
Pickup2 Pickup
t2
PICKUP tReset2
& PICKUP
Trip OR
Time integrator Output
tIReset2 TRIP Logic
ResetTypeCrv2 Step 2 TRIP
OR
ANSI05000748-2-en.vsd
ANSI05000748 V2 EN-US
Figure 341: Schematic design of Two step residual overvoltage protection ROV2PTOV (59N)
611
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
9.4.1 Identification
M14867-1 v3
U/f >
SYMBOL-Q V1 EN-US
When the laminated core of a power transformer or generator is subjected to a magnetic flux
density beyond its design limits, stray flux will flow into non-laminated components that are not
designed to carry flux. This will cause eddy currents to flow. These eddy currents can cause
excessive heating and severe damage to insulation and adjacent parts in a relatively short time.
The function has settable inverse operating curves and independent alarm stages.
OEXPVPH (24)
I3P* TRIP
V3P* PICKUP
BLOCK ALARM
RESET
ANSI05000329-2-en.vsd
ANSI05000329 V2 EN-US
612
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
9.4.4 Signals
PID-3514-INPUTSIGNALS v5
PID-3514-OUTPUTSIGNALS v5
9.4.5 Settings
PID-3514-SETTINGS v5
613
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
Modern design transformers are more sensitive to overexcitation than earlier types. This is a result
of the more efficient designs and designs which rely on the improvement in the uniformity of the
excitation level of modern systems. If an emergency that causes overexcitation does occur,
transformers may be damaged unless corrective action is taken. Transformer manufacturers
recommend an overexcitation protection as a part of the transformer protection system.
614
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
Overexcitation results from excessive applied voltage, possibly in combination with below-normal
frequency. Such conditions may occur when a transformer unit is loaded, but are more likely to
arise when the transformer is unloaded, or when loss of load occurs. Transformers directly
connected to generators are in particular danger to experience overexcitation conditions. It
follows from the fundamental transformer equation, see equation 167, that the peak flux density
Bmax is directly proportional to induced voltage E, and inversely proportional to frequency f and
turns n.
E = 4.44 × f × n × B max× A
EQUATION898 V2 EN-US (Equation 167)
E f
M ( p.u.) =
( Vr ) ( fn )
ANSIEQUATION2296 V1 EN-US (Equation 168)
Disproportional variations in quantities E and f may give rise to core overfluxing. If the core flux
density Bmax increases to a point above saturation level (typically 1.9 Tesla), the flux will no longer
be contained within the core, but will extend into other (non-laminated) parts of the power
transformer and give rise to eddy current circulations.
Protection against overexcitation is based on calculation of the relative volt per hertz (V/Hz) ratio.
Protection initiates a reduction of excitation, and if this fails, or if this is not possible, the TRIP
signal will disconnect the transformer from the source after a delay ranging from seconds to
minutes, typically 5-10 seconds.
The IEC 60076 - 1 standard requires that transformers operate continuously at not more than 10%
above rated voltage at no load, and rated frequency. At no load, the ratio of the actual generator
terminal voltage to the actual frequency should not exceed 1.1 times the ratio of transformer rated
voltage to the rated frequency on a sustained basis, see equation 169.
E Vn
£ 1.1 ×
f fn
EQUATION1630 V1 EN-US (Equation 169)
615
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
E Pickup1
£
f fn
ANSIEQUATION2297 V2 EN-US (Equation 170)
where:
Pickup1 is the maximum continuously allowed voltage at no load, and rated frequency.
Pickup1 is a setting parameter. The setting range is 100% to 180%. If the user does not know
exactly what to set, then the default value for Pickup1 = 110 % given by the IEC 60076-1 standard
shall be used.
E f
M ( p.u.) =
Vn fn
ANSIEQUATION2299 V1 EN-US (Equation 171)
It is clear from the above formula that, for an unloaded power transformer, M = 1 for any E and f,
where the ratio E/f is equal to Vn/fn. A power transformer is not overexcited as long as the
relative excitation is M ≤ Pickup1, Pickup1 expressed in % of Vn/fn.
The overexcitation protection algorithm is fed with an input voltage V which is in general not the
induced voltage E from the fundamental transformer equation. For no load condition, these two
voltages are the same, but for a loaded power transformer the internally induced voltage E may be
lower or higher than the voltage V which is measured and fed to OEXPVPH (24), depending on the
direction of the power flow through the power transformer, the power transformer side where
OEXPVPH (24) is applied, and the power transformer leakage reactance of the winding. It is
important to specify in the application configuration on which side of the power transformer
OEXPVPH (24) is placed.
As an example, at a transformer with a 15% short circuit impedance Xsc, the full load, 0.8 power
factor, 105% voltage on the load side, the actual flux level in the transformer core, will not be
significantly different from that at the 110% voltage, no load, rated frequency, provided that the
short circuit impedance X can be equally divided between the primary and the secondary winding:
XLeakage = XLeakage1 = XLeakage2 = Xsc / 2 = 0.075 pu.
OEXPVPH (24) calculates the internal induced voltage E if XLeakage (meaning the leakage
reactance of the winding where OEXPVPH (24) is connected) is known to the user. The assumption
taken for two-winding power transformers that XLeakage = Xsc / 2 is unfortunately most often
not true. For a two-winding power transformer the leakage reactances of the two windings
depend on how the windings are located on the core with respect to each other. In the case of
three-winding power transformers the situation is still more complex. If a user has the knowledge
on the leakage reactance, then it should applied. If a user has no idea about it, XLeakage can be set
to Xc/2. OEXPVPH (24) protection will then take the given measured voltage V, as the induced
voltage E.
616
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
remain essentially unchanged. The important voltage is the voltage between the two ends of each
winding.
If one phase-to-phase voltage is available from the side where overexcitation protection is
applied, then Overexcitation protection OEXPVPH (24) shall be set to measure this voltage,
MeasuredV. The particular voltage which is used determines the two currents that must be used.
This must be chosen with the setting MeasuredI.
It is extremely important that MeasuredV and MeasuredI are set to same value.
If, for example, voltage Vab is fed to OEXPVPH(24), then currents Ia, and Ib must be applied. From
these two input currents, current Iab = Ia - Ib is calculated internally by the OEXPVPH (24)
algorithm. The phase-to-phase voltage must be higher than 70% of the rated value, otherwise the
protection algorithm exits without calculating the excitation. ERROR output is set to 1, and the
displayed value of relative excitation V/Hz shows 0.000.
If three phase-to-ground voltages are available from the side where overexcitation is connected,
then OEXPVPH (24) shall be set to measure positive sequence voltage and current. In this case the
positive sequence voltage and the positive sequence current are used by OEXPVPH (24). A check is
made if the positive sequence voltage is higher than 70% of rated phase-to-ground voltage, when
below this value, OEXPVPH (24) exits immediately, and no excitation is calculated. ERROR output is
set to 1, and the displayed value of relative excitation V/Hz shows 0.000.
• OEXPVPH (24) can be connected to any power transformer side, independent from the power
flow.
• The side with a possible load tap changer must not be used.
Basically there are two different delay laws available to choose between:
The so called IEEE law approximates a square law and has been chosen based on analysis of the
various transformers’ overexcitation capability characteristics. They can match the transformer
core capability well.
617
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
0.18 × TD 0.18 × TD
top = 2
= 2
æ M ö overexcitation
ç PUV Hz - 1 ÷
è ø
ANSIEQUATION2298 V2 EN-US (Equation 172)
where:
M the relative excitation
Pickup1 is maximum continuously allowed voltage at no load, and rated frequency, in pu and
TD is time multiplier for inverse time functions, see figure 344.
Parameter TD (“time delay multiplier setting”) selects one delay curve from the family of curves.
æ Vmeasured ö
ç ÷ Vmeasured frated
M =
è fmeasured ø = ×
æ VBase ö VBase fmeasured
ç ÷
è frated ø
ANSIEQUATION2404 V1 EN-US (Equation 173)
An analog overexcitation relay would have to evaluate the following integral expression, which
means to look for the instant of time t = top according to equation 174.
top
ò ( M ( t ) - Pickup1)
2
dt ³ 0.18 × TD
0
A digital, numerical relay will instead look for the lowest j (that is, j = n) where it becomes true that:
å ( M( j) - PUV / Hz )
2
Dt × ³ 0.18 × TD
j=k
where:
Dt is the time interval between two successive executions of OEXPVPH (24) and
M(j) - Pickup1 is the relative excitation at (time j) in excess of the normal (rated) excitation which is given as
Vn/fn.
As long as M > Pickup1 (that is, overexcitation condition), the above sum can only be larger with
time, and if the overexcitation persists, the protected transformer will be tripped at j = n.
618
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
Inverse delays as per figure 344, can be modified (limited) by two special definite delay settings,
namely t_MaxTripDelay and t_MinTripDelay, see figure 343.
delay in s
t_MaxTrip
Delay
overexcitation
t_MinTripDelay
ANSI99001067-2-
en.vsd
ANSI99001067 V2 EN-US
A definite minimum time, t_MinTripDelay, can be used to limit the operate time at high degrees of
overexcitation. In case the inverse delay is shorter than t_MinTripDelay, OEXPVPH (24) function
trips after t_MinTripDelay seconds. The inverse delay law is not valid for values exceeding Mmax.
The delay will be tMin, irrespective of the overexcitation level, when values exceed Mmax (that is,
M>Pickup1).
619
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
1000
100
TD = 60
TD = 20
TD = 10
10 TD = 9
TD = 8
TD = 7
TD = 6
TD = 5
TD = 4
TD = 3
TD = 2
TD = 1
1
1 2 3 4 5 10 20 30 40
OVEREXCITATION IN % (M-Emaxcont)*100)
en01000373_ansi.vsd
ANSI01000373 V1 EN-US
( Pickup2 f )
M= = 1.40
Vn/fn
ANSIEQUATION2286 V1 EN-US (Equation 176)
The Tailor-Made law allows a user to design an arbitrary delay characteristic. In this case the
interval between M = Pickup1, and M = Mmax is automatically divided into five equal subintervals,
with six delays. (settings t1, t2, t3, t4, t5 and t6) as shown in figure 345. These times should be set
so that t1 => t2 => t3 => t4 => t5 => t6.
620
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
The upper V/Hz limit for the Tailor-Made characteristic is always the greater value among the
following two values in %:
• 1.10 x Pickup1
• Pickup2
The reason is to prevent the loss of accuracy of the Tailor-Made characteristic when small set value
for Pickup2 is used.
delay in s
t_MaxTripDelay
under- t_MinTripDelay
excitation Overexcitation M-E maxcont
0 M max - E maxcont Excitation M
Emaxcont M max
99001068_ansi.vsd
ANSI99001068 V1 EN-US
Should it happen that t_MaxTripDelay be lower than, for example, delays t1, and t2, the actual
delay would be t_MaxTripDelay. Above Mmax, the delay can only be t_MinTripDelay.
A monitored data value, TMTOTRIP, is available on the local HMI and in PCM600. This value is an
estimation of the remaining time to trip (in seconds), if the overexcitation remained on the level it
had when the estimation was done. This information can be useful during small or moderate
overexcitation situations.
If the overexcitation is so low that the valid delay is t_MaxTripDelay, then the estimation of the
remaining time to trip is done against t_MaxTripDelay.
The relative excitation M, shown on the local HMI and in PCM600 has a monitored data value
VPERHZ and is calculated from the expression:
621
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
E f
M ( p.u.) =
Vn fn
ANSIEQUATION2299 V1 EN-US (Equation 177)
If VPERHZ value is less than setting Pickup1 (in %), the power transformer is underexcited. If
VPERHZ is equal to Pickup1 (in %), the excitation is exactly equal to the power transformer
continuous capability. If VPERHZ is higher than Pickup1, the protected power transformer is
overexcited. For example, if VPERHZ = 1.100, while Pickup1 = 110 %, then the power transformer is
exactly on its maximum continuous excitation limit.
The monitored data value THERMSTA shows the thermal status of the protected power
transformer iron core. THERMSTA gives the thermal status in % of the trip value which
corresponds to 100%. THERMSTA should reach 100% at the same time, as TMTOTRIP reaches 0
seconds. If the protected power transformer is then for some reason not switched off, THERMSTA
shall go over 100%.
If the delay as per IEEE law, or Tailor-made Law, is limited by t_MaxTripDelay, and/or
t_MinTripDelay, then the Thermal status will generally not reach 100% at the same time, when
tTRIP reaches 0 seconds. For example, if, at low degrees of overexcitation, the very long delay is
limited by t_MaxTripDelay, then the OEXPVPH (24) TRIP output signal will be set to 1 before the
Thermal status reaches 100%.
A separate step, AlarmPickup, is provided for alarming purpose. It is normally set 2% lower than
(Pickup1) and has a definite time delay, tAlarm. This will give the operator an early warning.
BLOCK
AlarmPickup
ALARM
0-tMax
t>tAlarm &
0
tAlarm
M>Pickup1
TRIP
&
Pickup1
V3P
Calculation
of internal
Ei TD
M
M=
I3P
induced (Ei / f) M IEEE law &
voltage Ei (Vn / fn)
OR
0-tMax
M
0
Tailor-made law
t_MaxTripDelay
M>Pickup2
Xleakage 0-tMin
0 t>tMin
Pickup2 t_MinTripDelay
ANSI05000162-3-en.vsd
ANSI05000162 V3 EN-US
Figure 346: A simplified logic diagram of the Overexcitation protection OEXPVPH (24)
622
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
Simplification of the diagram is in the way the IEEE and Tailor-made delays are calculated. The
cooling process is not shown. It is not shown that voltage and frequency are separately checked
against their respective limit values.
Curve type IEEE or customer defined ±5.0 % or ±45 ms, whichever is greater
(0.18 × TD)
IEEE : t =
( M - 1) 2
where M = (E/f)/(Vn/fn)
Minimum time delay for inverse (0.000–60.000) s ±1.0% or ±45 ms, whichever is greater
function
Maximum time delay for inverse (0.00–9000.00) s ±1.0% or ±45 ms, whichever is greater
function
Alarm time delay (0.00–9000.00) ±1.0% or ±45 ms, whichever is greater
9.5.1 Identification
SEMOD167723-2 v2
A voltage differential monitoring function is available. It compares the voltages from two three
phase sets of voltage transformers and has one sensitive alarm step and one trip step.
623
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
VDCPTOV (60)
V3P1* TRIP
V3P2* PICKUP
BLOCK ALARM
V1LOW
V2LOW
VDIFF_A
VDIFF_B
VDIFF_C
ANSI06000528-2-en.vsd
ANSI06000528 V2 EN-US
9.5.4 Signals
PID-3591-INPUTSIGNALS v5
PID-3591-OUTPUTSIGNALS v5
624
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
9.5.5 Settings
PID-3591-SETTINGS v5
625
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
The Voltage differential protection function VDCPTOV (60) is based on comparison of the
magnitudes of the two voltages connected in each phase. Possible differences between the ratios
of the two Voltage/Capacitive voltage transformers can be compensated for with a ratio
correction factors RF_X. The voltage difference is evaluated and if it exceeds the alarm level
VDAlarm or trip level VDTrip signals for alarm (ALARM output) or trip (TRIP output) is given after
definite time delay tAlarm respectively tTrip. The two three phase voltage supplies are also
supervised with undervoltage settings V1Low and V2Low. The outputs for loss of voltage V1LOW
resp V2LOW will be activated. The V1 voltage is supervised for loss of individual phases whereas
the V2 voltage is supervised for loss of all three phases.
Loss of all V1 or all V2 voltages will block the differential measurement. This blocking can be
switched off with setting BlkDiffAtULow = No.
VDCPTOV (60) function can be blocked from an external condition with the binary BLOCK input. It
can, for example, be activated from Fuse failure supervision function FUFSPVC.
To allow easy commissioning the measured differential voltage is available as service value. This
allows simple setting of the ratio correction factor to achieve full balance in normal service.
626
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
VDTrip_A
AND
VDTrip_B O
AND 0 0-tTrip TRIP
R 0-tReset 0 AND
VDTrip_C
AND
AND PICKUP
VDAlarm_A
AND
VDAlarm_B O 0-tAlarm
AND ALARM
R 0 AND
VDAlarm_C
AND
V1Low_A
V1Low_C AND
OR
BlkDiffAtULow
V2Low_A
V2Low_C
BLOCK
en06000382_2_ansi.vsd
ANSI06000382 V3 EN-US
Figure 348: Principle logic for Voltage differential function VDCPTOV (60)
627
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
9.6.1 Identification
SEMOD171954-2 v2
Loss of voltage check LOVPTUV (27) is suitable for use in networks with an automatic system
restoration function. LOVPTUV (27) issues a three-pole trip command to the circuit breaker, if all
three phase voltages fall below the set value for a time longer than the set time and the circuit
breaker remains closed.
The operation of LOVPTUV (27) is supervised by the fuse failure supervision FUFSPVC.
LOVPTUV (27)
V3P* TRIP
BLOCK PICKUP
CBOPEN
VTSU
ANSI07000039-2-en.vsd
ANSI07000039 V2 EN-US
9.6.4 Signals
PID-3519-INPUTSIGNALS v5
PID-3519-OUTPUTSIGNALS v5
628
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
9.6.5 Settings
PID-3519-SETTINGS v5
The operation of Loss of voltage check LOVPTUV (27) is based on line voltage measurement.
LOVPTUV (27) is provided with a logic, which automatically recognizes if the line was restored for
at least tRestore before starting the tTrip timer. All three phases are required to be low before the
output TRIP is activated. The PICKUP output signal indicates pickup.
Additionally, LOVPTUV (27) is automatically blocked if only one or two phase voltages have been
detected low for more than tBlock.
LOVPTUV (27) operates again only if the line has been restored to full voltage for at least tRestore.
Operation of the function is also inhibited by fuse failure and open circuit breaker information
signals, by their connection to dedicated inputs of the function block.
Due to undervoltage conditions being continuous the trip pulse is limited to a length set by
setting tPulse.
The operation of LOVPTUV (27) is supervised by the fuse-failure function (BLKV input) and the
information about the open position (CBOPEN) of the associated circuit breaker.
The BLOCK input can be connected to a binary input of the IED in order to receive a block
command from external devices or can be software connected to other internal functions of the
IED itself in order to receive a block command from internal functions. LOVPTUV (27) is also
629
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
blocked when the IED is in TEST status and the function has been blocked from the HMI test menu.
(Blocked=Yes).
TEST
TEST-ACTIVE
AND
Blocked = Yes
PICKUP
BLOCK OR
PU_V_B AND
only 1 or 2 phases are low for
Latched at least 10 s (not three)
PU_V_C Enable
AND
OR 0-tBlock
0
OR 0-tRestore
Set Enable
0 OR
ANSI07000089_2_en.vsd
ANSI07000089 V2 EN-US
630
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
Function description IEC 61850 identification IEC 60617 identification ANSI/IEEE C37.2 device
number
Radial feeder protection PAPGAPC U< 27
The PAPGAPC (27) function is used to provide protection of radial feeders having passive loads or
weak end in-feed sources. It is possible to achieve fast tripping using communication system with
remote end or delayed tripping not requiring communication or upon communication system
failure. For fast tripping, scheme communication is required. Delayed tripping does not require
scheme communication.
The PAPGAPC (27) function performs phase selection using measured voltages. Each phase
voltage is compared to the opposite phase-phase voltage. A phase is deemed to have a fault if its
phase voltage drops below a settable percentage of the opposite phase-phase voltage. The phase
- phase voltages include memory. This memory function has a settable time constant.
The voltage-based phase selection is used for both fast and delayed tripping. To achieve fast
tripping, scheme communication is required. Delayed tripping does not require scheme
communication. It is possible to permit delayed tripping only upon failure of the communications
channel by blocking the delayed tripping logic with a communications channel healthy input signal.
On receipt of the communications signal, phase selective outputs for fast tripping are set based
on the phase(s) in which the phase selection function has operated.
For delayed tripping, single pole and three pole delays are separately and independently settable.
Furthermore, it is possible to enable or disable single pole and three pole delayed tripping. For
single phase faults, it is possible to include a residual current check in the tripping logic. Three
pole tripping is always selected for phase selection on more than one phase. Three pole tripping
631
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
will also occur if the residual current exceeds the set level during fuse failure for a time longer than
the three pole trip delay time.
PAPGAPC (27)
I3P* TRIP
V3P* TRINP_3P
BLOCK TR_A
BLKTR TR_B
BLKST TR_C
BLKDLFLT ARST
FUSEFAIL ARST3PH
COMOK ARST_A
CR ARST_B
52A ARST_C
POLEDISC
ANSI14000058-1-en.vsd
ANSI14000024 V1 EN-US
PID-4140-INPUTSIGNALS v8
PID-4140-OUTPUTSIGNALS v8
632
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
PID-4140-SETTINGS v8
633
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
The faulted phase selection is based on voltage measurement. Each phase voltage magnitude
(rms) is compared with the quadrature phase – phase voltage, which is obtained by passing full
wave rectified signal through an exponential filter.
The filter updates the output if the output magnitude is lower than input voltage. However, when
the input voltage is lower than output magnitude, the output decreases with a settable time
constant of Tau. The desired filter response is depicted in Figure352.
en01000140.vsd
IEC14000006 V2 EN-US
634
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
Z-1
V3P* ABS
MAX
-t ×
EXP
×
Tau ÷
× a PHSx
a<b
3 ÷ × b
VPhSel <
ANSI14000007-1-en.vsd
ANSI14000007 V1 EN-US
PAPGAPC (27) detects the presence of residual current if the residual current exceeds the set
Pickup_N value and lasts for a period of 600 ms.
The output TRIN is high after a set time of tResCurr if the setting ResCurrOper is enabled.
I3P*
a STIN
a>b 0
b 600 ms
Pickup_N tResCurr
0 TRIN
ResCurrOper &
BLOCK
BLKTR &
ANSI14000008-1-en.vsd
ANSI14000008 V1 EN-US
Operation at the remote end of the line with passive loads or weak sources is obtained as follows.
The fault clearing at remote end is initiated by CR signal received from the other end of the feeder.
Fast fault clearing can be enabled by the FastOperation setting. The function is enabled for 650
ms upon receiving the carrier signal from the other end. It generates the pickup signal PUx
depending on the status of the faulty phase(s). The presence of FUSEFAIL inhibits the operation
of fault clearance on faulty phase(s) and the corresponding logic diagram is depicted in Figure
635
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
355. The fast fault clearance operation is blocked upon failure of the communication channel input
COMOK.
650 ms
CR
&
FUSEFAIL
COMOK
& & PUA
FastOperation
PHSA
& PUB
PHSB
& PUC
PHSC
ANSI14000009-2-en.vsd
ANSI14000009 V2 EN-US
Delayed fault clearance does not require scheme communication. It is possible to permit delayed
tripping upon the failure of the communication channel input COMOK.
It is possible to select delayed single- and three pole tripping by choosing the appropriate settings
Del1PhOp and Del3PhOp. Furthermore, time delays for single- and three pole tripping can
independently be set by t1Ph and t3Ph.
For single phase faults, ResCurrCheck is included in the tripping logic. It is also possible to select
either single- or three pole tripping for single phase faults occurring in the system. Three pole
tripping is always selected for phase selection of more than one phase.
In case of a fuse failure condition, that is FUSEFAIL is high, single- and three pole tripping are
inhibited, however, three pole tripping occurs if the residual current exceeds the set level during
fuse failure for a time longer than the three pole trip delay time of t3Ph.
The inputs BLKDLFLT and COMOK inhibit the delayed operation for faulty phase(s).
Pickup signal PUx is enabled as soon as the fault is detected in any phase(s).
636
Technical manual
1MRK 505 344-UUS B Section 9
Voltage protection
COMOK
&
FastOperation
BLKDLFLT &
FUSEFAIL
STIN
≥1 &
ResCurrCheck
Del1PhOp
t1Ph PUA
PHSA & &
0 ≥1
PUB
PHSB & t1Ph &
0 ≥1
PUC
PHSC & t1Ph &
0 ≥1
≥1 &
&
Del3PhOp
≥2 & ≥1 t3Ph
0
&
ANSI14000010-2-en.vsd
ANSI14000010 V2 EN-US
The pickup signals for each phase are generated from both the fast fault clearance and delayed
fault clearance. Upon receiving the pickup signal PUx in phase(s), the corresponding phase trip
signal TRLx is issued. A general trip signal, TRIP is also generated.
The single or three phase operation of autorecloser depends on the status of CBCLD and the
existence of pole discrepancy, indicated by the input POLEDISC. If conditions for reclosing are
fulfilled, a pickup signal ARSTLx is issued for the faulty phase(s).
A general pickup signal, ARST is also generated. If more than one phase seems to be detected
faulty, three phase autoreclosing signal ARST3PH is issued.
The binary input BLOCK can be used to block the function. The activation of the BLOCK input
deactivates all outputs.
Pickup output signals ARSTLx, ARST and ARST3PH are blocked by enabling BLKST input and the
activation of the BLKTR input deactivates all trip outputs.
637
Technical manual
Section 9 1MRK 505 344-UUS B
Voltage protection
PUA
TR_A
&
PUB
TR_B
&
PUC
TR_C
&
≥1 TRIP
&
BLOCK
BLKTR ≥1
BLKST ≥1
& ARST_A
&
& ARST_B
&
& ARST_C
&
POLEDISC
CBCLD &
0 ≥1
100 ms ≥1 ARST
&
≥1 ARST3PH
&
ANSI14000011-2-en.vsd
ANSI14000011 V2 EN-US
Figure 357: Simplified logic diagram for trip and autoreclose logic
638
Technical manual
1MRK 505 344-UUS B Section 10
Frequency protection
10.1.1 Identification
M14865-1 v5
f<
SYMBOL-P V1 EN-US
Underfrequency protection SAPTUF (81) measures frequency with high accuracy, and is used for
load shedding systems, remedial action schemes, gas turbine startup and so on. Separate definite
time delays are provided for trip and restore.
The operation is based on positive sequence voltage measurement and requires two phase-phase
or three phase-neutral voltages to be connected. For information about how to connect analog
inputs, refer to Application manual/IED application/Analog inputs/Setting guidelines
SAPTUF (81)
V3P* TRIP
BLOCK PICKUP
BLKTRIP RESTORE
BLKREST BLKDMAGN
FREQ
ANSI06000279-2-en.vsd
ANSI06000279 V2 EN-US
639
Technical manual
Section 10 1MRK 505 344-UUS B
Frequency protection
10.1.4 Signals
PID-3901-INPUTSIGNALS v6
PID-3901-OUTPUTSIGNALS v6
10.1.5 Settings
PID-3901-SETTINGS v6
640
Technical manual
1MRK 505 344-UUS B Section 10
Frequency protection
Underfrequency protection SAPTUF (81) is used to detect low power system frequency. SAPTUF
(81) can either have a definite time delay or a voltage magnitude dependent time delay. If the
voltage magnitude dependent time delay is applied, the time delay will be longer if the voltage is
higher, and the delay will be shorter if the voltage is lower. If the frequency remains below the set
value for a time period corresponding to the chosen time delay, the corresponding trip signal is
issued. To avoid an unwanted trip due to uncertain frequency measurement at low voltage
magnitude, a voltage controlled blocking of the function is available from the preprocessing
function, that is, if the voltage is lower than the set blocking voltage in the preprocessing function,
the function is blocked and no PICKUP or TRIP signal is issued.
The fundamental frequency of the measured input voltage is measured continuously, and
compared with the set value, PUFrequency. The frequency function is dependent on the voltage
magnitude. If the voltage magnitude decreases below the setting MinValFreqMeas in the SMAI
preprocessing function, which is described in the Basic IED Functions chapter and is set as a
percentage of a global base voltage parameter, SAPTUF (81) gets blocked, and the output
BLKDMAGN is issued. All voltage settings are made in percent of the setting VBase, which should
be set as a phase-phase voltage in kV.
To avoid oscillations of the output PICKUP signal, a hysteresis has been included.
The time delay for underfrequency protection SAPTUF (81) can be either a settable definite time
delay or a voltage magnitude dependent time delay, where the time delay depends on the voltage
level; a high voltage level gives a longer time delay and a low voltage level causes a short time
delay. For the definite time delay, the setting tDelay sets the time delay.
For the voltage dependent time delay the measured voltage level and the settings VNom, VMin,
Exponent, t_MaxTripDelay and t_MinTripDelay set the time delay according to figure 359 and
equation . The setting TimerOperation is used to decide what type of time delay to apply.
641
Technical manual
Section 10 1MRK 505 344-UUS B
Frequency protection
Trip signal issuing requires that the underfrequency condition continues for at least the user set
time delay tDelay. If the PICKUP condition, with respect to the measured frequency ceases during
this user set delay time, and is not fulfilled again within a user defined reset time, tReset, the
PICKUP output is reset, after that the defined reset time has elapsed. Here it should be noted that
after leaving the hysteresis area, the PICKUP condition must be fulfilled again and it is not
sufficient for the signal to only return back to the hysteresis area.
On the RESTORE output of SAPTUF (81) a 100ms pulse is issued, after a time delay corresponding
to the setting of tRestore, when the measured frequency returns to the level corresponding to the
setting RestoreFreq.
Since the fundamental frequency in a power system is the same all over the system, except some
deviations during power oscillations, another criterion is needed to decide, where to take actions,
based on low frequency. In many applications the voltage level is very suitable, and in most cases
is load shedding preferable in areas with low voltage. Therefore, a voltage dependent time delay
has been introduced, to make sure that load shedding, or other actions, take place at the right
location. At constant voltage, V, the voltage dependent time delay is calculated according to
equation 179. At non-constant voltage, the actual time delay is integrated in a similar way as for
the inverse time characteristic for the undervoltage and overvoltage functions.
Exponent
é V - VMin ù
t=ê × ( t _ MaxTripDelay - t _ MinTripDelay ) + t _ MinTripDelay
ëVNom - VMin úû
EQUATION1559 V1 EN-US (Equation 179)
where:
t is the voltage dependent time delay (at constant voltage),
V is the measured voltage
Exponent is a setting,
VMin, VNom are voltage settings corresponding to
t_MaxTripDelay, t_MinTripDelay are time settings.
VMin = 90%
= 100%
t_MaxTrip = 1.0 s
Delay
t_MinTrip = 0.0 s
Delay
Exponent = 0, 1, 2, 3 and 4
642
Technical manual
1MRK 505 344-UUS B Section 10
Frequency protection
1
0
1
Exponenent
TimeDlyOperate [s]
2
3
0.5 4
0
90 95 100
V [% of VBase]
en05000075_ansi.vsd
ANSI05000075 V1 EN-US
Figure 359: Voltage dependent inverse time characteristics for underfrequency protection
SAPTUF (81). The time delay to trip is plotted as a function of the measured
voltage, for the Exponent = 0, 1, 2, 3, 4 respectively.
If the measured voltage level decreases below the setting of MinValFreqMeas in the preprocessing
function both the PICKUP and the TRIP outputs are blocked.
The frequency measuring element continuously measures the frequency of the positive sequence
voltage and compares it to the setting PUFrequency. The frequency signal is filtered to avoid
transients due to switchings and faults. The time integrator can trip either due to a definite delay
time or to the special voltage dependent delay time. When the frequency has returned back to the
setting of RestoreFreq, the RESTORE output is issued after the time delay tRestore. The design of
underfrequency protection SAPTUF (81) is schematically described in figure 360.
643
Technical manual
Section 10 1MRK 505 344-UUS B
Frequency protection
Block
BLOCK BLKDMAGN
OR
Comparator
V < IntBlockLevel
TimeDlyReset TRIP
100 ms
Comparator RESTORE
TimeDlyRestore
f > RestoreFreq
en05000726_ansi.vsd
ANSI05000726 V1 EN-US
Trip time, definite time function at fset + 0.02 Hz (0.000-60.000)s ±0.2% or ±100 ms whichever is
to fset - 0.02 Hz greater
644
Technical manual
1MRK 505 344-UUS B Section 10
Frequency protection
10.2.1 Identification
M14866-1 v4
f>
SYMBOL-O V1 EN-US
Overfrequency protection function SAPTOF (81) is applicable in all situations, where reliable
detection of high fundamental power system frequency is needed.
Overfrequency occurs because of sudden load drops or shunt faults in the power network. Close
to the generating plant, generator governor problems can also cause over frequency.
SAPTOF (81) measures frequency with high accuracy, and is used mainly for generation shedding
and remedial action schemes. It is also used as a frequency stage initiating load restoring. A
definite time delay is provided for trip.
The operation is based on positive sequence voltage measurement and requires two phase-phase
or three phase-neutral voltages to be connected. For information about how to connect analog
inputs, refer to Application manual/IED application/Analog inputs/Setting guidelines
645
Technical manual
Section 10 1MRK 505 344-UUS B
Frequency protection
SAPTOF (81)
V3P* TRIP
BLOCK PICKUP
BLKTRIP BLKDMAGN
FREQ
ANSI06000280-2-en.vsd
ANSI06000280 V2 EN-US
10.2.4 Signals
PID-3897-INPUTSIGNALS v6
PID-3897-OUTPUTSIGNALS v6
10.2.5 Settings
PID-3897-SETTINGS v6
646
Technical manual
1MRK 505 344-UUS B Section 10
Frequency protection
Overfrequency protection SAPTOF (81) is used to detect high power system frequency. SAPTOF
(81) has a settable definite time delay. If the frequency remains above the set value for a time
period corresponding to the chosen time delay, the corresponding TRIP signal is issued. To avoid
an unwanted TRIP due to uncertain frequency measurement at low voltage magnitude, a voltage
controlled blocking of the function is available from the preprocessing function, that is, if the
voltage is lower than the set blocking voltage in the preprocessing function, the function is
blocked and no PICKUP or TRIP signal is issued.
The fundamental frequency of the positive sequence voltage is measured continuously, and
compared with the set value, PUFrequency. Overfrequency protection SAPTOF (81) is dependent
on the voltage magnitude. If the voltage magnitude decreases below the setting MinValFreqMeas
in the SMAI preprocessing function, which is discussed in the Basic IED Functions chapter and is
set as a percentage of a global base voltage parameter VBase, SAPTOF (81) is blocked and the
output BLKDMAGN is issued. All voltage settings are made in percent of the VBase, which should
be set as a phase-phase voltage in kV. To avoid oscillations of the output PICKUP signal, a
hysteresis has been included.
The time delay for Overfrequency protection SAPTOF (81) is a settable definite time delay,
specified by the setting tDelay.
TRIP signal issuing requires that the overfrequency condition continues for at least the user set
time delay, tReset. If the PICKUP condition, with respect to the measured frequency ceases during
this user set delay time, and is not fulfilled again within a user defined reset time, tReset, the
PICKUP output is reset, after that the defined reset time has elapsed. It is to be noted that after
leaving the hysteresis area, the PICKUP condition must be fulfilled again and it is not sufficient for
the signal to only return back to the hysteresis area.
The total time delay consists of the set value for time delay plus minimum trip time
of the pickup function (80 - 90 ms).
647
Technical manual
Section 10 1MRK 505 344-UUS B
Frequency protection
If the measured voltage level decreases below the setting of MinValFreqMeas in the preprocessing
function both the PICKUP and the TRIP outputs are blocked.
The frequency measuring element continuously measures the frequency of the positive sequence
voltage and compares it to the setting PUFrequency. The frequency signal is filtered to avoid
transients due to switchings and faults in the power system. The time integrator operates due to
a definite delay time. The design of overfrequency protection SAPTOF (81) is schematically
described in figure 362.
BLOCK
BLKTRIP BLOCK
OR BLKDMAGN
Comparator
V < IntBlockLevel
Pickup
&
Trip
Voltage Time integrator Output
Logic
Definite Time Delay PICKUP PICKUP
Frequency Comparator
f > PuFrequency TimeDlyOperate
TRIP
TimeDlyReset
TRIP
en05000735_ansi.vsd
ANSI05000735 V1 EN-US
648
Technical manual
1MRK 505 344-UUS B Section 10
Frequency protection
Trip time, definite time function at fset -0.02 (0.000-60.000)s ±0.2% ±100 ms
Hz to fset +0.02 Hz whichever is
greater
Reset time, definite time function at fset +0.02 (0.000-60.000)s ±0.2% ±120 ms,
Hz to fset -0.02 Hz whichever is
greater
10.3.1 Identification
M14868-1 v3
df/dt >
<
SYMBOL-N V1 EN-US
The rate-of-change frequency protection function SAPFRC (81) gives an early indication of a main
disturbance in the system. SAPFRC (81) measures frequency with high accuracy, and can be used
for generation shedding, load shedding and remedial action schemes. SAPFRC (81) can
discriminate between a positive or negative change of frequency. A definite time delay is provided
for trip.
SAPFRC (81) is provided with an undervoltage blocking. The operation is based on positive
sequence voltage measurement and requires two phase-phase or three phase-neutral voltages to
be connected. For information about how to connect analog inputs, refer to Application
manual/IED application/Analog inputs/Setting guidelines.
649
Technical manual
Section 10 1MRK 505 344-UUS B
Frequency protection
SAPFRC (81)
V3P* TRIP
BLOCK PICKUP
BLKTRIP RESTORE
BLKREST BLKDMAGN
ANSI06000281-2-en.vsd
ANSI06000281 V2 EN-US
10.3.4 Signals
PID-3862-INPUTSIGNALS v6
PID-3862-OUTPUTSIGNALS v6
10.3.5 Settings
PID-3862-SETTINGS v6
650
Technical manual
1MRK 505 344-UUS B Section 10
Frequency protection
Rate-of-change frequency protection SAPFRC (81) is used to detect fast power system frequency
changes at an early stage. SAPFRC (81) has a settable definite time delay. If the rate-of-change of
frequency remains below the set value, for negative rate-of-change, for a time period equal to the
chosen time delay, the TRIP signal is issued. If the rate-of-change of frequency remains above the
set value, for positive rate-of-change, for a time period equal to the chosen time delay, the TRIP
signal is issued. To avoid an unwanted trip due to uncertain frequency measurement at low
voltage magnitude a voltage controlled blocking of the function is available from the
preprocessing function. If the voltage is lower than the set blocking voltage in the preprocessing
function the function is blocked and no PICKUP or TRIP signal is issued. If the frequency recovers,
after a frequency decrease, a restore signal is issued.
To avoid oscillations of the output PICKUP signal, a hysteresis has been included.
Rate-of-change frequency protection SAPFRC (81) has a settable definite time delay, tTrip. .
Trip signal issuing requires that the rate-of-change of frequency condition continues for at least
the user set time delay, tTrip. If the PICKUP condition, with respect to the measured frequency
ceases during the delay time, and is not fulfilled again within a user defined reset time, tReset, the
PICKUP output is reset, after that the defined reset time has elapsed. Here it should be noted that
after leaving the hysteresis area, the PICKUP condition must be fulfilled again and it is not
sufficient for the signal to only return back into the hysteresis area.
The RESTORE output of SAPFRC (81) is set, after a time delay equal to the setting of tRestore,
when the measured frequency has returned to the level corresponding to RestoreFreq, after an
issue of the TRIP output signal. If tRestore is set to 0.000 s the restore functionality is disabled,
651
Technical manual
Section 10 1MRK 505 344-UUS B
Frequency protection
and no output will be given. The restore functionality is only active for lowering frequency
conditions and the restore sequence is disabled if a new negative frequency gradient is detected
during the restore period, defined by the settings RestoreFreq and tRestore.
Rate-of-change frequency protection (SAPFRC, 81) can be partially or totally blocked, by binary
input signals or by parameter settings, where:
If the measured voltage level decreases below the setting of MinValFreqMeas in the preprocessing
function, both the PICKUP and the TRIP outputs are blocked.
Rate-of-change frequency protection (SAPFRC, 81) measuring element continuously measures the
frequency of the selected voltage and compares it to the setting PUFreqGrad. The frequency
signal is filtered to avoid transients due to power system switchings and faults. The time
integrator operates with a definite delay time. When the frequency has returned back to the
setting of RestoreFreq, the RESTORE output is issued after the time delay tRestore, if the TRIP
signal has earlier been issued. The sign of the setting PUFreqGrad is essential, and controls if the
function is used for raising or lowering frequency conditions. The design of SAPFRC (81) is
schematically described in figure 364.
652
Technical manual
1MRK 505 344-UUS B Section 10
Frequency protection
BLOCK
BLKTRIP
BLKRESET BLOCK
OR
Pickup
Rate-of-Change Time integrator &
Comparator
of Frequency Trip
If
Definite Time Delay Output
[PickupFreqGrad<0 PICKUP Logic PICKUP
AND
TimeDlyOperate
df/dt < PickupFreqGrad]
OR
TimeDlyReset
[PickupFreqGrad>0
AND
TRIP
df/dt > PickupFreqGrad]
Then
PICKUP
100 ms
en05000835_ansi.vsd
ANSI05000835 V1 EN-US
653
Technical manual
654
1MRK 505 344-UUS B Section 11
Multipurpose protection
11.1.1 Identification
M14886-2 v3
11.1.2 Functionality
M13083-11 v9
The General current and voltage protection (CVGAPC) can be utilized as a negative sequence
current protection detecting unsymmetrical conditions such as open phase or unsymmetrical
faults.
CVGAPC can also be used to improve phase selection for high resistive ground faults, outside the
distance protection reach, for the transmission line. Three functions are used, which measures the
neutral current and each of the three phase voltages. This will give an independence from load
currents and this phase selection will be used in conjunction with the detection of the ground fault
from the directional ground fault protection function.
655
Technical manual
Section 11 1MRK 505 344-UUS B
Multipurpose protection
CVGAPC
I3P* TRIP
V3P* TROC1
BLOCK TROC2
BLKOC1 TRUC1
BLKOC1TR TRUC2
ENMLTOC1 TROV1
BLKOC2 TROV2
BLKOC2TR TRUV1
ENMLTOC2 TRUV2
BLKUC1 PICKUP
BLKUC1TR PU_OC1
BLKUC2 PU_OC2
BLKUC2TR PU_UC1
BLKOV1 PU_UC2
BLKOV1TR PU_OV1
BLKOV2 PU_OV2
BLKOV2TR PU_UV1
BLKUV1 PU_UV2
BLKUV1TR BLK2ND
BLKUV2 DIROC1
BLKUV2TR DIROC2
VDIRLOW
CURRENT
ICOSFI
VOLTAGE
VIANGLE
ANSI05000372-2-en.vsd
ANSI05000372 V2 EN-US
11.1.4 Signals
PID-3857-INPUTSIGNALS v6
656
Technical manual
1MRK 505 344-UUS B Section 11
Multipurpose protection
PID-3857-OUTPUTSIGNALS v6
657
Technical manual
Section 11 1MRK 505 344-UUS B
Multipurpose protection
11.1.5 Settings
PID-3857-SETTINGS v7
658
Technical manual
1MRK 505 344-UUS B Section 11
Multipurpose protection
659
Technical manual
Section 11 1MRK 505 344-UUS B
Multipurpose protection
660
Technical manual
1MRK 505 344-UUS B Section 11
Multipurpose protection
661
Technical manual
Section 11 1MRK 505 344-UUS B
Multipurpose protection
662
Technical manual
1MRK 505 344-UUS B Section 11
Multipurpose protection
663
Technical manual
Section 11 1MRK 505 344-UUS B
Multipurpose protection
664
Technical manual
1MRK 505 344-UUS B Section 11
Multipurpose protection
General current and voltage protection (CVGAPC) function is always connected to three-phase
current and three-phase voltage input in the configuration tool, but it will always measure only one
current and one voltage quantity selected by the end user in the setting tool.
The user can select to measure one of the current quantities shown in table 415.
665
Technical manual
Section 11 1MRK 505 344-UUS B
Multipurpose protection
11 PhaseB-PhaseC CVGAPC function will measure the current phasor internally calculated as the vector
difference between the phase B current phasor and phase C current phasor (IB-IC)
12 PhaseC-PhaseA CVGAPC function will measure the current phasor internally calculated as the vector
difference between the phase C current phasor and phase A current phasor ( IC-IA)
13 MaxPh-Ph CVGAPC function will measure ph-ph current phasor with the maximum magnitude
14 MinPh-Ph CVGAPC function will measure ph-ph current phasor with the minimum magnitude
15 UnbalancePh-Ph CVGAPC function will measure magnitude of unbalance current, which is internally
calculated as the algebraic magnitude difference between the ph-ph current phasor
with maximum magnitude and ph-ph current phasor with minimum magnitude.
Phase angle will be set to 0° all the time
The user can select to measure one of the voltage quantities shown in table 416:
666
Technical manual
1MRK 505 344-UUS B Section 11
Multipurpose protection
11 PhaseB-PhaseC CVGAPC function will measure the voltage phasor internally calculated as the vector
difference between the phase B voltage phasor and phase C voltage phasor (VB-VC)
12 PhaseC-PhaseA CVGAPC function will measure the voltage phasor internally calculated as the vector
difference between the phase C voltage phasor and phase A voltage phasor ( VC-VA)
13 MaxPh-Ph CVGAPC function will measure ph-ph voltage phasor with the maximum magnitude
14 MinPh-Ph CVGAPC function will measure ph-ph voltage phasor with the minimum magnitude
15 UnbalancePh-Ph CVGAPC function will measure magnitude of unbalance voltage, which is internally
calculated as the algebraic magnitude difference between the ph-ph voltage phasor
with maximum magnitude and ph-ph voltage phasor with minimum magnitude.
Phase angle will be set to 0° all the time
It is important to notice that the voltage selection from table 416 is always applicable regardless
the actual external VT connections. The three-phase VT inputs can be connected to IED as either
three phase-to-ground voltages VA, VB & VC or three phase-to-phase voltages VAB, VBC & VCA). This
information about actual VT connection is entered as a setting parameter for the pre-processing
block, which will then take automatic care about it.
The user can select one of the current quantities shown in table 417 for built-in current restraint
feature:
The parameter settings for the base quantities, which represent the base (100%) for pickup levels
of all measuring stages, shall be entered as setting parameters for every CVGAPC function.
667
Technical manual
Section 11 1MRK 505 344-UUS B
Multipurpose protection
1. rated phase current of the protected object in primary amperes, when the measured Current
Quantity is selected from 1 to 9, as shown in table 415.
2. rated phase current of the protected object in primary amperes multiplied by √3
(1.732*Iphase), when the measured Current Quantity is selected from 10 to 15, as shown in
table 415.
1. rated phase-to-ground voltage of the protected object in primary kV, when the measured
Voltage Quantity is selected from 1 to 9, as shown in table 416.
2. rated phase-to-phase voltage of the protected object in primary kV, when the measured
Voltage Quantity is selected from 10 to 15, as shown in table 416.
Two overcurrent protection steps are available. They are absolutely identical and therefore only
one will be explained here.
Overcurrent step simply compares the magnitude of the measured current quantity (see table 415)
with the set pickup level. Non-directional overcurrent step will pickup if the magnitude of the
measured current quantity is bigger than this set level. However depending on other enabled built-
in features this overcurrent pickup might not cause the overcurrent step pickup signal. Pickup
signal will only come if all of the enabled built-in features in the overcurrent step are fulfilled at the
same time.
This feature will simple prevent overcurrent step pickup if the second-to-first harmonic ratio in the
measured current exceeds the set level.
668
Technical manual
1MRK 505 344-UUS B Section 11
Multipurpose protection
Table 418 gives an overview of the typical choices (but not the only possible ones) for these two
quantities from traditional directional relays.
Table 418: Typical current and voltage choices for directional feature
Set value for the Set value for the
parameter parameter Comment
CurrentInput VoltageInput
PosSeq PosSeq Directional positive sequence overcurrent function is obtained.
Typical setting for RCADir is from 45° to 90° depending on the power
system voltage level (X/R ratio)
NegSeq -NegSeq Directional negative sequence overcurrent function is obtained.
Typical setting for RCADir is from 45° to 90° depending on the power
system voltage level (X/R ratio)
3ZeroSeq -3ZeroSeq Directional zero sequence overcurrent function is obtained. Typical
setting for RCADir is from 0° to 90° depending on the power system
grounding (that is, solidly grounding, grounding via resistor)
Phase1 Phase2-Phase3 Directional overcurrent function for the first phase is obtained.
Typical setting for RCADir is +30° or +45°
Phase2 Phase3-Phase1 Directional overcurrent function for the second phase is obtained.
Typical setting for RCADir is +30° or +45°
Phase3 Phase1-Phase2 Directional overcurrent function for the third phase is obtained.
Typical setting for RCADir is +30° or +45°
Unbalance current or voltage measurement shall not be used when the directional feature is
enabled.
Two types of directional measurement principles are available, I & V and IcosPhi&V. The first
principle, referred to as "I & V" in the parameter setting tool, checks that:
• the magnitude of the measured current is bigger than the set pick-up level
• the phasor of the measured current is within the operating region (defined by the relay trip
angle, ROADir parameter setting; see figure 366).
669
Technical manual
Section 11 1MRK 505 344-UUS B
Multipurpose protection
V=-3V0
RCADir
Operate region
mta line
en05000252_anis.vsd
IEC05000252-ANIS V1 EN-US
where:
RCADir is 75°
ROADir is 50°
The second principle, referred to as "IcosPhi&V" in the parameter setting tool, checks that:
• that the product I·cos(Φ) is bigger than the set pick-up level, where Φ is angle between the
current phasor and the mta line
• that the phasor of the measured current is within the operating region (defined by the
I·cos(Φ) straight line and the relay trip angle, ROADir parameter setting; see figure 366).
V=-3V0
RCADir
Operate region
mta line
en05000253_ansi.vsd
ANSI05000253 V1 EN-US
where:
RCADir is 75°
ROADir is 50°
670
Technical manual
1MRK 505 344-UUS B Section 11
Multipurpose protection
Note that it is possible to decide by a parameter setting how the directional feature shall behave
when the magnitude of the measured voltage phasor falls below the pre-set value. User can select
one of the following three options:
It shall also be noted that the memory duration is limited in the algorithm to 100 ms. After that
time the current direction will be locked to the one determined during memory time and it will re-
set only if the current fails below set pickup level or voltage goes above set voltage memory limit.
PickupCurr_OC1
VDepFact_OC1 * PickupCurr_OC1
VLowLimit_OC1 VHighLimit_OC1
Selected Voltage
Magnitude
en05000324_ansi.vsd
ANSI05000324 V1 EN-US
Figure 368: Example for OC1 step current pickup level variation as function of measured
voltage magnitude in Slope mode of operation
671
Technical manual
Section 11 1MRK 505 344-UUS B
Multipurpose protection
PickupCurr_OC1
VDepFact_OC1 *
PickupCurr_OC1
en05000323_ansi.vsd
ANSI05000323 V1 EN-US
Figure 369: Example for OC1 step current pickup level variation as function of measured
voltage magnitude in Step mode of operation
This feature will simply change the set overcurrent pickup level in accordance with magnitude
variations of the measured voltage. It shall be noted that this feature will as well affect the pickup
current value for calculation of trip times for IDMT curves (overcurrent with IDMT curve will trip
faster during low voltage conditions).
IMeasured
ea ain
ar str
te re
e ra ff *I
Op oe
s trC
e
I>R
IsetHigh
IsetLow
atan(RestrCoeff)
Restraint
en05000255.vsd
IEC05000255 V1 EN-US
672
Technical manual
1MRK 505 344-UUS B Section 11
Multipurpose protection
When set, the pickup signal will start definite time delay or inverse (IDMT) time delay in accordance
with the end user setting. If the pickup signal has value one for longer time than the set time delay,
the overcurrent step will set its trip signal to one. Reset of the pickup and trip signal can be
instantaneous or time delay in accordance with the end user setting.
Two undercurrent protection steps are available. They are absolutely identical and therefore only
one will be explained here. Undercurrent step simply compares the magnitude of the measured
current quantity (see table 415) with the set pickup level. The undercurrent step will pickup and set
its pickup signal to one if the magnitude of the measured current quantity is smaller than this set
level. The pickup signal will start definite time delay with set time delay. If the pickup signal has
value one for longer time than the set time delay the undercurrent step will set its trip signal to
one. Reset of the pickup and trip signal can be instantaneous or time delay in accordance with the
setting.
Two overvoltage protection steps are available. They are absolutely identical and therefore only
one will be explained here.
Overvoltage step simply compares the magnitude of the measured voltage quantity (see
table 416) with the set pickup level. The overvoltage step will pickup if the magnitude of the
measured voltage quantity is bigger than this set level.
The pickup signal will start definite time delay or inverse (IDMT) time delay in accordance with the
end user setting. If the pickup signal has value one for longer time than the set time delay, the
overvoltage step will set its trip signal to one. Reset of the pickup and trip signal can be
instantaneous or time delay in accordance with the end user setting.
Two undervoltage protection steps are available. They are absolutely identical and therefore only
one will be explained here.
Undervoltage step simply compares the magnitude of the measured voltage quantity (see
table 416) with the set pickup level. The undervoltage step will pickup if the magnitude of the
measured voltage quantity is smaller than this set level.
The pickup signal will start definite time delay or inverse (IDMT) time delay in accordance with the
end user setting. If the pickup signal has value one for longer time than the set time delay, the
undervoltage step will set its trip signal to one. Reset of the pickup and trip signal can be
instantaneous or time delay in accordance with the end user setting.
The simplified internal logics, for CVGAPC function are shown in the following figures.
673
Technical manual
Section 11 1MRK 505 344-UUS B
Multipurpose protection
IED
ADM CVGAPC function
Phasor calculation of
scaling with CT ratio
individual currents
52
A/D conversion
Selection of which current Selected current
and voltage shall be given to
Phasors &
samples
the built-in protection Selected voltage
elements
Phasor calculation of
individual voltages
with CT ratio
Phasors &
samples
ANSI05000169_2_en.vsd
ANSI05000169 V2 EN-US
Figure 371: Treatment of measured currents and voltages within IED for CVGAPC function
Figure 371 shows how internal treatment of measured currents is done for multipurpose
protection function
The following currents and voltages are inputs to the multipurpose protection function. They must
all be expressed in true power system (primary) Amperes and kilovolts.
1. Instantaneous values (samples) of currents & voltages from one three-phase current and one
three-phase voltage input.
2. Fundamental frequency phasors from one three-phase current and one three-phase voltage
input calculated by the pre-processing modules.
3. Sequence currents & voltages from one three-phase current and one three-phase voltage
input calculated by the pre-processing modules.
1. Selects one current from the three-phase input system (see table 415) for internally measured
current.
2. Selects one voltage from the three-phase input system (see table 416) for internally measured
voltage.
3. Selects one current from the three-phase input system (see table 417) for internally measured
restraint current.
674
Technical manual
1MRK 505 344-UUS B Section 11
Multipurpose protection
CURRENT
UC1
nd TRUC1
2 Harmonic
Selected current restraint
PU_UC2
UC2
TRUC2
2nd Harmonic
restraint
PU_OC1
OC1 TROC1
nd
2 Harmonic BLK2ND
restraint OR
Selected restraint current
Current restraint
DIROC1
Directionality
Voltage control /
restraint
PU_OC2
OC2 TROC2
2nd Harmonic
restraint
Current restraint OR
VDIRLOW
Directionality DIROC2
Voltage control /
restraint
PU_OV1
OV1 TROV1
PU_OV2
OV2 TROV2
PU_UV1
Selected voltage
UV1 TRUV1
PU_UV2
UV2 TRUV2
VOLTAGE
en05000170_ansi.vsd
ANSI05000170 V1 EN-US
675
Technical manual
Section 11 1MRK 505 344-UUS B
Multipurpose protection
Figure 372: CVGAPC function main logic diagram for built-in protection elements
Logic in figure 372 can be summarized as follows:
1. The selected currents and voltage are given to built-in protection elements. Each protection
element and step makes independent decision about status of its PICKUP and TRIP output
signals.
2. More detailed internal logic for every protection element is given in the following four figures
3. Common PICKUP and TRIP signals from all built-in protection elements & steps (internal OR
logic) are available from multipurpose function as well.
Enable
second
harmonic Second
NOT
harmonic check DEF time BLKTROC1
selected 0-DEF TROC1
AND
0 OR
Selected current a
a>b
b
OC1=On PU_OC1
AND
PickupCurr_OC1 BLKOC1
X
Inverse
Selected voltage
Current
Restraint
Feature
Selected restrain current Imeasured > k Irestraint
en05000831_ansi.vsd
ANSI05000831 V1 EN-US
Figure 373: Simplified internal logic diagram for built-in first overcurrent step that is, OC1 (step OC2 has the
same internal logic)
676
Technical manual
1MRK 505 344-UUS B Section 11
Multipurpose protection
Operation_UC1=On
PU_UC1
en05000750_ansi.vsd
ANSI05000750 V1 EN-US
Figure 374: Simplified internal logic diagram for built-in first undercurrent step that is, UC1 (step UC2 has
the same internal logic)
Inverse
Operation_OV1=On
Inverse time
BLKOV1 selected
en05000751_ansi.vsd
ANSI05000751 V1 EN-US
Figure 375: Simplified internal logic diagram for built-in first overvoltage step OV1 (step OV2 has the same
internal logic)
677
Technical manual
Section 11 1MRK 505 344-UUS B
Multipurpose protection
Inverse
Operation_UV1=On
Inverse time
BLKUV1 selected
en05000752_ansi.vsd
ANSI05000752 V1 EN-US
Figure 376: Simplified internal logic diagram for built-in first undervoltage step UV1 (step UV2 has the same
internal logic)
Overcurrent (non-directional):
Pickup time at 0 to 2 x Iset Min. = 15 ms -
Max. = 30 ms
Reset time at 2 to 0 x Iset Min. = 15 ms -
Max. = 30 ms
Pickup time at 0 to 10 x Iset Min. = 5 ms -
Max. = 20 ms
Table continues on next page
678
Technical manual
1MRK 505 344-UUS B Section 11
Multipurpose protection
Overvoltage:
Pickup time at 0.8 to 1.2 x Vset Min. = 15 ms -
Max. = 30 ms
Reset time at 1.2 to 0.8 x Vset Min. = 15 ms -
Max. = 30 ms
Undervoltage:
Pickup time at 1.2 to 0.8 x Vset Min. = 15 ms -
Max. = 30 ms
Reset time at 1.2 to 0.8 x Vset Min. = 15 ms -
Max. = 30 ms
Overvoltage:
Inverse time characteristics, see table 4 curve types See table 1146
1146
Undervoltage:
Inverse time characteristics, see table 3 curve types See table 1147
1147
High and low voltage limit, voltage (1.0 - 200.0)% of VBase ±1.0% of Vn at V ≤ Vn
dependent operation, step 1 - 2 ±1.0% of V at V > Vn
679
Technical manual
Section 11 1MRK 505 344-UUS B
Multipurpose protection
680
Technical manual
1MRK 505 344-UUS B Section 12
System protection and control
The multi-purpose filter function block, SMAIHPAC, is arranged as a three-phase filter. It has very
much the same user interface (e.g. inputs and outputs) as the standard pre-processing function
block SMAI. However the main difference is that it can be used to extract any frequency
component from the input signal. Thus it can, for example, be used to build sub-synchronous
resonance protection for synchronous generator.
SMAIHPAC
BLOCK AI3P
G3P* AI1
AI2
AI3
AI4
IEC13000180-1-en.vsd
IEC13000180 V1 EN-US
PID-3390-INPUTSIGNALS v7
681
Technical manual
Section 12 1MRK 505 344-UUS B
System protection and control
PID-3390-OUTPUTSIGNALS v7
PID-3390-SETTINGS v7
For all four analogue input signals into this filter (i.e. three phases and the residual quantity) the
input samples from the TRM module which are coming at rate of 20 samples per fundamental
system cycle are first stored. When enough samples are available in the internal memory, the
phasor values at set frequency defined by the setting parameter SetFrequency are calculated. The
following values are internally available for each of the calculated phasors:
• Magnitude
• Phase angle
• Exact frequency of the extracted signal
Note that the special filtering algorithm is used to extract these phasors. This algorithm is
different from the standard one-cycle Digital Fourier Filter typically used by the numerical IEDs.
This filter provides extremely good accuracy of measurement and excellent noise rejection, but at
the same time it has much slower response time. It is capable to extract phasor (i.e. magnitude,
phase angle and actual frequency) of any signal (e.g. 37,2Hz) present in the waveforms of the
connected CTs and/or VTs. The magnitude and the phase angle of this phasor are calculated with
682
Technical manual
1MRK 505 344-UUS B Section 12
System protection and control
very high precision. For example the magnitude and phase angle of the phasor can be estimated
even if it has magnitude of one per mille (i.e. 1‰ ) in comparison to the dominating signal (e.g. the
fundamental frequency component). Several instances of this function block are provided. These
instances are fully synchronized between each-other in respect of phase angle calculation. Thus if
two multi-purpose filters are used for some application, one for current and the second one for
the voltage signals, the power values (i.e. P & Q) at the set frequency can be calculated from them
by the over-/under-power function or CVMMXN measurement function block.
In addition to these phasors the following quantities are internally calculated as well:
In order to properly calculate phase-to-phase phasors from the individual phase phasors or vice
versa, the setting parameters ConnectionType is provided. It defines what quantities (i.e.
individual phases or phase-to-phase quantities) are physically connected to the IED analogue
inputs by wiring. Then the IED knows which one of them are the measured quantities and the
other one is then internally calculated. This setting is only important for the VT inputs, because the
CTs are typically wye connected all the time.
Thus when this filter is used in conjunction with multi-purpose protection function or overcurrent
function or over-voltage function or over-power function many different protection applications
can be arranged. For example the following protection, monitoring or measurement features can
be realized:
The filter output can also be connected to the measurement function blocks such as CVMMXN
(Measurements), CMMXU (Phase current measurement), VMMXU (Phase-phase voltage
measurement), etc.
The filter has as well additional capability to report the exact frequency of the extracted signal.
Thus the user can check the actual frequency of some phenomenon in the power system (e.g.
frequency of the sub-synchronous currents) and compare it with expected value obtained
previously by either calculation or simulation. For the whole three-phase filter group the frequency
of the signal connected to the first input (i.e. phase A) is reported. This value can be then used
either by over-/under-frequency protections or reported to the built-in HMI or any other external
client via the measurement blocks such is the CVMMXN.
683
Technical manual
Section 12 1MRK 505 344-UUS B
System protection and control
How many samples in the memory are used for the phasor calculation depends on the setting
parameter FilterLength. Table 423 gives overview of the used number of samples for phasor
calculation by the filter. Note that the used number of samples is always a power of number two.
Note that the selected value for the parameter FilterLength automatically defines certain filter
properties as described below:
First in order to secure proper filter operation the selected length of the filter shall always be
longer than three complete periods of the signal which shall be extracted. Actually the best results
are obtained if at least five complete periods are available within the filtering window. Thus, this
filter feature will limit which filter lengths can be used to extract low frequency signals. For
example if 16,7 Hz signal shall be extracted the minimum filter length in milliseconds shall be:
1000
3× = 180ms
16.7
EQUATION000028 V1 EN-US (Equation 181)
Thus based on the data from Table 423 the minimum acceptable value for this parameter would be
“FilterLength = 0.2 s” but more accurate results will be obtained by using “FilterLength = 0.5 s”
Second feature which is determined by the selected value for parameter FilterLength is the
capability of the filter to separate the desired signal from the other disturbing signals which may
have similar frequency value. Note that the filter output will be the phasor with the highest
magnitude within certain “pass frequency band” around the SetFrequency. Table 424 defines the
natural size of this pass frequency band for the filter, depending on the selected value for
parameter FilterLength.
684
Technical manual
1MRK 505 344-UUS B Section 12
System protection and control
Thus the longer length of the filter the better capability it has to reject the disturbing signals close
to the required frequency component and any other noise present in the input signal waveform.
For example if 46 Hz signal wants to be extracted in 50Hz power system, then from Table 424 it
can be concluded that “FilterLength=1,0 s” shall be selected as a minimum value. However if
frequency deviation of the fundamental frequency signal in the power system are taken into
account it may be advisable to select “FilterLength=2,0 s” for such application.
Note that in case when no clear magnitude peak exist in the set pass frequency band the filter will
return zero values for the phasor magnitude and angle while the signal frequency will have value
minus one. Finally the set value for parameter FilterLength also defines the response time of the
filter after a step change of the measured signal. The filter will correctly estimate the new signal
magnitude once 75% of the filter length has been filed with the new signal value (i.e. after the
change).
If for any reason this natural frequency band shall be extended (e.g. to get accurate but wider
filter) it is possible to increase the pass band by entering the value different from zero for
parameter FreqBandWidth. In such case the total filter pass band can be defined as:
Example if in 60Hz system the selected values are “FilterLength =1.0 s” and “FreqBandWidth = 5.0”
the total filter pass band will be ±(3.6+5.0/2)= ± 6.1 Hz.
It shall be noted that the phasor calculation is relatively computation demanding (required certain
amount of the CPU processing time). In order to control the CPU usage for this filter, the setting
parameter OverLap is used. This setting parameter defines how often the new phasor value is
calculated during time period defined by the set value for the parameter FilterLength (see Table
423). The following list gives some examples how this parameter influence the calculation rate for
the extracted phasor:
• when OverLap=0% the new phasor value is calculated only once per FilterLength
• when OverLap=50% the new phasor value is calculated two times per FilterLength
• when OverLap=75% the new phasor value is calculated four times per FilterLength
• when OverLap=90% the new phasor value is calculated ten times per FilterLength
In the following Figure an example from an installation of this filter on a large, 50 Hz turbo
generator with a rating in excess of 1000 MVA is presented. In this installation filter is used to
measure the stator sub-synchronous resonance currents. For this particular installation the
following settings were used for the filter:
• SetFrequency= 31.0 Hz
• FilterLength= 1.0 s
• OverLap = 75%
• FreqBandWidth= 0.0 Hz
685
Technical manual
Section 12 1MRK 505 344-UUS B
System protection and control
IEC13000178-2-en.vsd
IEC13000178 V3 EN-US
b) RMS value of the sub-synchronous resonance current extracted by the filter in primary amperes.
c) Frequency of the extracted sub-synchronous resonance current provided by the filter in Hz.
Note the very narrow scale on the y-axle for b) and c). Such small scale as well indicates with which
precision and consistency the filter calculates the phasor magnitude and frequency of the
extracted stator sub-synchronous current component.
With above given settings the sub-synchronous current magnitude and frequency are calculated
approximately four times per second (that is, correct value is four times per 1024 ms).
686
Technical manual
1MRK 505 344-UUS B Section 13
Secondary system supervision
13.1.1 Identification
M14870-1 v5
Open or short circuited current transformer cores can cause unwanted operation of many
protection functions such as differential, ground-fault current and negative-sequence current
functions.
Current circuit supervision (CCSSPVC, 87) compares the residual current from a three phase set of
current transformer cores with the neutral point current on a separate input taken from another
set of cores on the current transformer.
A detection of a difference indicates a fault in the circuit and is used as alarm or to block
protection functions expected to give inadvertent tripping.
CCSSPVC (87)
I3P* FAIL
IREF* ALARM
BLOCK
ANSI13000304-1-en.vsd
ANSI13000304 V1 EN-US
687
Technical manual
Section 13 1MRK 505 344-UUS B
Secondary system supervision
13.1.4 Signals
PID-3482-INPUTSIGNALS v6
PID-3482-OUTPUTSIGNALS v6
13.1.5 Settings
PID-3482-SETTINGS v6
Current circuit supervision CCSSPVC (87) compares the absolute value of the vectorial sum of the
three phase currents |ΣIphase| and the numerical value of the residual current |Iref| from another
current transformer set, see figure 379.
688
Technical manual
1MRK 505 344-UUS B Section 13
Secondary system supervision
The FAIL output will be set to a logical one when the following criteria are fulfilled:
• The numerical value of the difference |ΣIphase| – |Iref| is higher than 80% of the numerical
value of the sum |ΣIphase| + |Iref|.
• The numerical value of the current |ΣIphase| – |Iref| is equal to or higher than the set trip value
IMinOp.
• No phase current has exceeded Pickup_Block during the last 10 ms.
• CCSSPVC (87) is enabled by setting Operation = Enabled.
The FAIL output remains activated 100 ms after the AND-gate resets when being activated for
more than 20 ms. If the FAIL lasts for more than 150 ms an ALARM will be issued. In this case the
FAIL and ALARM will remain activated 1 s after the AND-gate resets. This prevents unwanted
resetting of the blocking function when phase current supervision element(s) trip, for example,
during a fault.
IA IA I>1.054 * IMinOp
IB IB +
IC -
IC
+ +
Iref Iref + x -
0,8
I>IP>Block
10 ms AND
OR FAIL
OR t
40 ms 100 ms
ANSI05000463-2-en.vsd
ANSI05000463 V2 EN-US
Figure 379: Simplified logic diagram for Current circuit supervision CCSSPVC (87)
The trip characteristic is percentage restrained, see figure 380.
| åI phase | - | I ref |
Slope = 1
Operation
Slope = 0.8
area
I MinOp
| åI phase | + | I ref |
99000068.vsd
IEC99000068 V1 EN-US
689
Technical manual
Section 13 1MRK 505 344-UUS B
Secondary system supervision
Due to the formulas for the axis compared, |SIphase | - |I ref | and |S I phase | + | I ref
| respectively, the slope can not be above 2.
13.2.1 Identification
M14869-1 v4
The aim of the fuse failure supervision function FUFSPVC is to block voltage measuring functions
at failures in the secondary circuits between the voltage transformer and the IED in order to avoid
inadvertent operations that otherwise might occur.
The fuse failure supervision function basically has three different detection methods, negative
sequence and zero sequence based detection and an additional delta voltage and delta current
detection.
The negative sequence detection algorithm is recommended for IEDs used in isolated or high-
impedance grounded networks. It is based on the negative-sequence quantities.
The zero sequence detection is recommended for IEDs used in directly or low impedance
grounded networks. It is based on the zero sequence measuring quantities.
The selection of different operation modes is possible by a setting parameter in order to take into
account the particular grounding of the network.
690
Technical manual
1MRK 505 344-UUS B Section 13
Secondary system supervision
A criterion based on delta current and delta voltage measurements can be added to the fuse
failure supervision function in order to detect a three phase fuse failure, which in practice is more
associated with voltage transformer switching during station operations.
FUFSPVC
I3P* BLKZ
V3P* BLKV
BLOCK 3PH
52A DLD1PH
MCBOP DLD3PH
89B PU_DI
BLKTRIP PU_DI_A
PU_DI_B
PU_DI_C
PU_DV
PU_DV_A
PU_DV_B
PU_DV_C
ANSI14000065-1-en.vsd
ANSI14000065 V1 EN-US
13.2.4 Signals
PID-3492-INPUTSIGNALS v7
PID-3492-OUTPUTSIGNALS v7
691
Technical manual
Section 13 1MRK 505 344-UUS B
Secondary system supervision
13.2.5 Settings
PID-3492-SETTINGS v7
692
Technical manual
1MRK 505 344-UUS B Section 13
Secondary system supervision
The zero and negative sequence function continuously measures the currents and voltages in all
three phases and calculates, see figure 382:
The measured signals are compared with their respective set values 3V0PU and 3I0PU, 3V2PU and
3I2PU.
The function enable the internal signal FuseFailDetZeroSeq if the measured zero-sequence voltage
is higher than the set value 3V0PU and the measured zero-sequence current is below the set value
3I0PU.
The function enable the internal signal FuseFailDetNegSeq if the measured negative sequence
voltage is higher than the set value 3V2PU and the measured negative sequence current is below
the set value 3I2PU.
A drop out delay of 100 ms for the measured zero-sequence and negative sequence current will
prevent a false fuse failure detection at un-equal breaker opening at the two line ends.
693
Technical manual
Section 13 1MRK 505 344-UUS B
Secondary system supervision
Sequence Detection
3I0PU CurrZeroSeq
IA
Zero 3I0
sequence
filter CurrNegSeq
a
IB a>b 100 ms
b 0
Negative 3I2
sequence
IC filter FuseFailDetZeroSeq
AND
a
a>b 100 ms
3I2PU b 0
FuseFailDetNegSeq
AND
3V0PU
VoltZeroSeq
VA
Zero
sequence
a 3V0
a>b
b
filter
VB VoltNegSeq
Negative
sequence a 3V2
a>b
VC filter b
3V2PU
ANSI10000036-2-en.vsd
ANSI10000036 V2 EN-US
The input BLOCK signal is a general purpose blocking signal of the fuse failure supervision
function. It can be connected to a binary input of the IED in order to receive a block command from
external devices or can be software connected to other internal functions of the IED itself in order
to receive a block command from internal functions. Through OR gate it can be connected to both
binary inputs and internal function outputs.
The input BLKTRIP is intended to be connected to the trip output from any of the protection
functions included in the IED. When activated for more than 20 ms, the operation of the fuse
failure is blocked; a fixed drop-out timer prolongs the block for 100 ms. The aim is to increase the
security against unwanted operations during the opening of the breaker, which might cause
unbalance conditions for which the fuse failure might operate.
The output signal BLKZ will also be blocked if the internal dead line detection is activated. The
dead line detection signal has a 200 ms drop-out time delay.
694
Technical manual
1MRK 505 344-UUS B Section 13
Secondary system supervision
The input signal MCBOP is supposed to be connected via a terminal binary input to the N.C.
auxiliary contact of the miniature circuit breaker protecting the VT secondary circuit. The MCBOP
signal sets the output signals BLKV and BLKZ in order to block all the voltage related functions
when the MCB is open independent of the setting of OpModeSel selector. The additional drop-out
timer of 150 ms prolongs the presence of MCBOP signal to prevent the unwanted operation of
voltage dependent function due to non simultaneous closing of the main contacts of the
miniature circuit breaker.
The input signal 89b is supposed to be connected via a terminal binary input to the N.C. auxiliary
contact of the line disconnector. The 89b signal sets the output signal BLKV in order to block the
voltage related functions when the line disconnector is open. The impedance protection function
is not affected by the position of the line disconnector since there will be no line currents that can
cause malfunction of the distance protection. If 89b=0 it signifies that the line is connected to the
system and when the 89b=1 it signifies that the line is disconnected from the system and the
block signal BLKV is generated.
The output BLKV can be used for blocking the voltage related measuring functions (undervoltage
protection, energizing check and so on) except for the impedance protection.
The function output BLKZ shall be used for blocking the impedance protection function.
A simplified diagram for the functionality is found in figure 383. The calculation of the changes of
currents and voltages is based on a sample analysis algorithm. The calculated delta quantities are
compared with their respective set values DIPU and DVPU. The algorithm detects a fuse failure if a
sufficient change in voltage without a sufficient change in current is detected in each phase
separately. The following quantities are calculated in all three phases:
The internal FuseFailDetDVDI signal is activated if the following conditions are fulfilled:
• The magnitude of the phase-ground voltage has been above VPPU for more than 1.5 cycles
(i.e. 30 ms in a 50 Hz system)
• The magnitude of DV in three phases are higher than the corresponding setting DVPU
• The magnitudes of DI in three phases are below the setting DI<
In addition to the above conditions, at least one of the following conditions shall be fulfilled in
order to activate the internal FuseFailDetDVDI signal:
• The magnitude of the phase currents in three phases are higher than the setting IPPU
• The circuit breaker is closed (52A = True)
The first criterion means that detection of failure in three phases together with high current for
the three phases will set the output. The measured phase current is used to reduce the risk of false
fuse failure detection. If the current on the protected line is low, a voltage drop in the system (not
caused by fuse failure) may be followed by current change lower than the setting DIPU, and
therefore a false fuse failure might occur.
The second criterion requires that the delta condition shall be fulfilled at the same time as circuit
breaker is closed. If this is an important disadvantage, connect the 52A input to FALSE , then only
the first criterion can enable the delta function.If the DVDI detection of three phases set the
695
Technical manual
Section 13 1MRK 505 344-UUS B
Secondary system supervision
internal signal FuseFailDetDVDI at the level high, then the signal FuseFailDetDVDI will remain high
as long as the voltage of three phases are lower then the setting VPPU.
In addition to fuse failure detection, two internal signals DeltaV and DeltaI are also generated by
the delta current and delta voltage DVDI detection algorithm. The internal signals DelatV and
DeltaI are activated when a sudden change of voltage, or respectively current, is detected. The
detection of the sudden change is based on a sample analysis algorithm. In particular DelatV is
activated if at least three consecutive voltage samples are higher then the setting DVPU. In a
similar way DelatI is activated if at least three consecutive current samples are higher then the
setting DIPU.When DeltaV or DeltaI are active, the output signals PU_DV_A, PU_DV_B, PU_DV_C
and respectively PU_DI_A, PU_DI_B, PU_DI_C, based on a sudden change of voltage or current
detection, are activated with a 20 ms time off delay. The common pickup output signals PU_DV or
PU_DI are activated with a 60 ms time off delay, if any sudden change of voltage or current is
detected.
The delta function (except the sudden change of voltage and current detection) is
deactivated by setting the parameter OpDVDI to Disabled.
696
Technical manual
1MRK 505 344-UUS B Section 13
Secondary system supervision
DVDI Detection
DVDI detection Phase 1
IA
IB
IC DI detection based on sample analysis
DIPU DeltaIA
VA
IA DeltaIB
DVDI detection Phase 2
IB DeltaVB
IC
VB Same logic as for phase 1
VA
a
a<b
b
IA
a
a>b
50P b AND
OR AND
52A AND OR
VB
a
a<b
b
IB
a
a>b
b AND
OR AND
AND OR
VC
a
a<b
b
IC
a
a>b
b AND
OR AND
AND OR FuseFailDetDVDI
AND
ANSI12000166-3-en.vsd
ANSI12000166 V3 EN-US
Figure 383: Simplified logic diagram for the DV/DI detection part
697
Technical manual
Section 13 1MRK 505 344-UUS B
Secondary system supervision
intBlock
PU_DI
AND
DeltaIA 0
20 ms OR AND PU_DI_A
DeltaIB
0
20 ms PU_DI_B
AND
DeltaIC 0
20 ms
PU_DI_C
AND
AND PU_DV
DeltaVA 0 PU_DV_A
20 ms OR AND
DeltaVB 0
20 ms PU_DV_B
AND
DeltaVC 0
20 ms
PU_DV_B
AND
ANSI12000165-2-en.vsd
ANSI12000165 V2 EN-US
Figure 384: Internal signals DeltaV or DeltaI and the corresponding output signals
A simplified diagram for the functionality is found in figure 385. A dead phase condition is
indicated if both the voltage and the current in one phase is below their respective setting values
VDLDPU and IDLDPU. If at least one phase is considered to be dead the output DLD1PH and the
internal signal DeadLineDet1Ph is activated. If all three phases are considered to be dead the
output DLD3PH is activated
698
Technical manual
1MRK 505 344-UUS B Section 13
Secondary system supervision
IC
a
a<b
b
IDLDPU
DeadLineDet1Ph
VA
a AND
a<b
b OR DLD1PH
AND
VB
a AND
a<b
b
AND DLD3PH
VC AND
a AND
a<b
b
VDLDPU
intBlock
ANSI0000035-1-en.vsd
ANSI0000035 V1 EN-US
Figure 385: Simplified logic diagram for Dead Line detection part
A simplified diagram for the functionality is found in figure 386. The fuse failure supervision
function (FUFSPVC) can be switched on or off by the setting parameter Operation to Enabled or
Disabled.
For increased flexibility and adaptation to system requirements an operation mode selector,
OpModeSel, has been introduced to make it possible to select different operating modes for the
negative and zero sequence based algorithms. The different operation modes are:
The delta function can be activated by setting the parameter OpDVDI to Enabled. When selected it
operates in parallel with the sequence based algorithms.
699
Technical manual
Section 13 1MRK 505 344-UUS B
Secondary system supervision
If the fuse failure situation is present for more than 5 seconds and the setting parameter SealIn is
set to Enabled it will be sealed in as long as at least one phase voltage is below the set value
VSealInPU. This will keep the BLKV and BLKZ signals activated as long as any phase voltage is
below the set value VSealInPU. If all three phase voltages drop below the set value VSealInPU and
the setting parameter SealIn is set to Enabled the output signal 3PH will also be activated. The
signals 3PH, BLKV and BLKZ signals will now be active as long as any phase voltage is below the
set value VSealInPU.
If SealIn is set to Enabled the fuse failure condition is stored in the non-volatile memory in the IED.
At start-up of the IED (due to auxiliary power interruption or re-start due to configuration change)
it uses the stored value in its non-volatile memory and re-establishes the conditions that were
present before the shut down. All phase voltages must be greater than VSealInPU before fuse
failure is de-activated and resets the signals BLKU, BLKZ and 3PH.
The output signal BLKV will also be active if all phase voltages have been above the setting
VSealInPU for more than 60 seconds, the zero or negative sequence voltage has been above the
set value 3V0PU and 3V2PU for more than 5 seconds, all phase currents are below the setting
IDLDPU (criteria for open phase detection) and the circuit breaker is closed (input 52a is
activated).
If a MCB is used then the input signal MCBOP is to be connected via a binary input to the N.C.
auxiliary contact of the miniature circuit breaker protecting the VT secondary circuit. The MCBOP
signal sets the output signals BLKV and BLKZ in order to block all the voltage related functions
when the MCB is open independent of the setting of OpModeSel or OpDVDI. An additional drop-
out timer of 150 ms prolongs the presence of MCBOP signal to prevent the unwanted operation of
voltage dependent function due to non simultaneous closing of the main contacts of the
miniature circuit breaker.
The input signal 89b is supposed to be connected via a terminal binary input to the N.C. auxiliary
contact of the line disconnector. The 89b signal sets the output signal BLKV in order to block the
voltage related functions when the line disconnector is open. The impedance protection function
does not have to be affected since there will be no line currents that can cause malfunction of the
distance protection.
700
Technical manual
1MRK 505 344-UUS B Section 13
Secondary system supervision
TEST ACTIVE
AND
BlocFuse = Yes
BLOCK intBlock
OR
BLKTRIP 20 ms 100 ms
AND t t
FusefailStarted
AND
Any VL < VSealInPU
FuseFailDetDUDI
AND 5s
OpDVDI = Enabled
OR t
FuseFailDetZeroSeq
AND
AND
FuseFailDetNegSeq
AND
V2I2 OR
V0I0 OR
V0I0 OR V2I2
OpModeSel
V0I0 AND V2I2
OptimZsNs
OR
CurrZeroSeq
a AND
CurrNegSeq a>b
b
AND
200 ms
DeadLineDet1Ph AND BLKZ
t OR AND
150 ms
MCBOP t
AND BLKV
60 s
t OR OR
All VL > VSealInPU
AND
VoltZeroSeq 5s
VoltNegSeq OR t
AllCurrLow
52a
89b
ANSI10000033-3-en.vsd
ANSI10000033 V3 EN-US
Figure 386: Simplified logic diagram for fuse failure supervision function, Main logic
701
Technical manual
Section 13 1MRK 505 344-UUS B
Secondary system supervision
Different protection functions within the protection IED operates on the basis of measured
voltage at the relay point. Some example of protection functions are:
These functions can operate unintentionally, if a fault occurs in the secondary circuits between
voltage instrument transformers and the IED. These unintentional operations can be prevented by
VDSPVC.
702
Technical manual
1MRK 505 344-UUS B Section 13
Secondary system supervision
VDSPVC is designed to detect fuse failures or faults in voltage measurement circuit, based on
phase wise comparison of voltages of main and pilot fused circuits. VDSPVC blocking output can
be configured to block functions that need to be blocked in case of faults in the voltage circuit.
VDSPVC (60)
V3P1* MAINFUF
V3P2* PILOTFUF
BLOCK V1AFAIL
V1BFAIL
V1CFAIL
V2AFAIL
V2BFAIL
V2CFAIL
ANSI14000057-1-en.vsd
ANSI12000142 V2 EN-US
13.3.4 Signals
PID-3485-INPUTSIGNALS v7
PID-3485-OUTPUTSIGNALS v7
703
Technical manual
Section 13 1MRK 505 344-UUS B
Secondary system supervision
13.3.5 Settings
PID-3485-SETTINGS v7
704
Technical manual
1MRK 505 344-UUS B Section 13
Secondary system supervision
VDSPVC requires six voltage inputs, which are the three phase voltages on main and pilot fuse
groups. The initial voltage difference between the two groups is theoretical zero in the healthy
condition. Any subsequent voltage difference will be due to a fuse failure.
If the main fuse voltage becomes smaller than the pilot fuse voltage (vMainA < vPilotA or vMainB <
vPilotB or vMainC < vPilotC) and the voltage difference exceeds the operation level (Vdif Main
block), a blocking signal will be initiated to indicate the main fuse failure and block the voltage-
dependent functions. In addition, the function also indicates the phase in which the voltage
reduction has occurred.
If the pilot fuse voltage becomes smaller than the main fuse voltage (vPilotA < vMainA or vPilotB <
vMainB or vPilotC < vMainC) and the voltage difference exceeds the operation level (Vdif Pilot
alarm), an alarm signal will be initiated to indicate the pilot fuse failure and also the faulty phase
where the voltage reduction occurred.
When SealIn is set to Enabled and the fuse failure has last for more than 5 seconds, the blocked
protection functions will remain blocked until normal voltage conditions are restored above the
VSealIn setting. Fuse failure outputs are deactivated when normal voltage conditions are restored.
a 5s
a<b AND OR t
0
VSealIn b
SealIn=0
vPilotA
+
vMainA -
MAX a V1AFAIL
OR
a>b AND
Vdif Main block b MAINFUF
OR
0
MIN ABS a
a>b AND V2AFAIL
Vdif Pilot alarm b
BLOCK
OR PILOTFUF
vPilotB V1BFAIL
vMainB Phase B, same as Phase A V2BFAIL
vPilotC V1CFAIL
vMainC Phase C, same as Phase A V2CFAIL
ANSI12000144-3-en.vsd
ANSI12000144 V3 EN-US
705
Technical manual
Section 13 1MRK 505 344-UUS B
Secondary system supervision
706
Technical manual
1MRK 505 344-UUS B Section 14
Control
Section 14 Control
14.1.1 Identification
M14889-1 v4
SYMBOL-M V1 EN-US
The Synchronizing function allows closing of asynchronous networks at the correct moment
including the breaker closing time, which improves the network stability.
Synchrocheck, energizing check, and synchronizing SESRSYN (25) function checks that the
voltages on both sides of the circuit breaker are in synchronism, or with at least one side dead to
ensure that closing can be done safely.
SESRSYN (25) function includes a built-in voltage selection scheme for double bus and breaker-
and-a-half or ring busbar arrangements.
Manual closing as well as automatic reclosing can be checked by the function and can have
different settings.
For systems, which are running asynchronous, a synchronizing function is provided. The main
purpose of the synchronizing function is to provide controlled closing of circuit breakers when two
asynchronous systems are going to be connected. The synchronizing function evaluates voltage
difference, phase angle difference, slip frequency and frequency rate of change before issuing a
controlled closing of the circuit breaker. Breaker closing time is a parameter setting.
707
Technical manual
Section 14 1MRK 505 344-UUS B
Control
SESRSYN (25)
V3PB1* SYNOK
V3PB2* AUTOSYOK
V3PL1* AUTOENOK
V3PL2* MANSYOK
BLOCK MANENOK
BLKSYNCH TSTSYNOK
BLKSC TSTAUTSY
BLKENERG TSTMANSY
BUS1_OP TSTENOK
BUS1_CL VSELFAIL
BUS2_OP B1SEL
BUS2_CL B2SEL
LINE1_OP L1SEL
LINE1_CL L2SEL
LINE2_OP SYNPROGR
LINE2_CL SYNFAIL
VB1OK VOKSYN
VB1FF VDIFFSYN
VB2OK FRDIFSYN
VB2FF FRDIFFOK
VL1OK FRDERIVA
VL1FF VOKSC
VL2OK VDIFFSC
VL2FF FRDIFFA
STARTSYN PHDIFFA
TSTSYNCH FRDIFFM
TSTSC PHDIFFM
TSTENERG INADVCLS
AENMODE VDIFFME
MENMODE FRDIFFME
PHDIFFME
VBUS
VLINE
MODEAEN
MODEMEN
ANSI14000060-1-en.vsd
ANSI10000046 V2 EN-US
14.1.4 Signals
PID-3845-INPUTSIGNALS v6
708
Technical manual
1MRK 505 344-UUS B Section 14
Control
PID-3845-OUTPUTSIGNALS v6
709
Technical manual
Section 14 1MRK 505 344-UUS B
Control
14.1.5 Settings
PID-3845-SETTINGS v6
710
Technical manual
1MRK 505 344-UUS B Section 14
Control
711
Technical manual
Section 14 1MRK 505 344-UUS B
Control
712
Technical manual
1MRK 505 344-UUS B Section 14
Control
The synchronism check function measures the conditions across the circuit breaker and compares
them to set limits. The output is only given when all measured quantities are simultaneously
within their set limits.
The energizing check function measures the bus and line voltages and compares them to both
high and low threshold detectors. The output is given only when the actual measured quantities
match the set conditions.
The synchronizing function measures the conditions across the circuit breaker, and also
determines the angle change occurring during the closing delay of the circuit breaker, from the
measured slip frequency. The output is given only when all measured conditions are
simultaneously within their set limits. The issue of the output is timed to give closure at the
optimal time including the time for the circuit breaker and the closing circuit.
For double bus single circuit breaker and breaker-and-a-half circuit breaker arrangements, the
SESRSYN (25) function blocks have the capability to make the necessary voltage selection. For
double bus single circuit breaker arrangements, selection of the correct voltage is made using
auxiliary contacts of the bus disconnectors. For breaker-and-a-half circuit breaker arrangements,
correct voltage selection is made using auxiliary contacts of the bus disconnectors as well as the
circuit breakers.
The internal logic for each function block as well as, the input and outputs, and the setting
parameters with default setting and setting ranges is described in this document. For application
related information, please refer to the application manual.
713
Technical manual
Section 14 1MRK 505 344-UUS B
Control
When the function is set to OperationSC = Enabled, the measuring will start.
The function will compare the bus and line voltage values with the set values for VHighBusSC and
VHighLineSC.
If both sides are higher than the set values, the measured values are compared with the set values
for acceptable frequency, phase angle and voltage difference: FreqDiffA, FreqDiffM, PhaseDiffA,
PhaseDiffM and VDiffSC. If additional phase angle adjustment is done with the PhaseShift setting,
the adjustment factor is deducted from the line voltage before the comparison of the phase angle
values.
The frequency on both sides of the circuit breaker is also measured. The frequencies must not
deviate from the rated frequency more than +/-5Hz. The frequency difference between the bus
frequency and the line frequency is measured and may not exceed the set value FreqDiff.
Two sets of settings for frequency difference and phase angle difference are available and used
for the manual closing and autoreclose functions respectively, as required.
The inputs BLOCK and BLKSC are available for total block of the complete SESRSYN (25) function
and selective block of the Synchronism check function respectively. Input TSTSC will allow testing
of the function where the fulfilled conditions are connected to a separate test output.
The outputs MANSYOK and AUTOSYOK are activated when the actual measured conditions match
the set conditions for the respective output. The output signal can be delayed independently for
MANSYOK and AUTOSYOK conditions.
A number of outputs are available as information about fulfilled checking conditions. VOKSC
shows that the voltages are high, VDIFFSC, FRDIFFA, FRDIFFM, PHDIFFA, PHDIFFM shows when
the voltage difference, frequency difference and phase angle difference conditions are out of
limits.
Output INADVCLS, inadvertent circuit breaker closing, indicates that the circuit breaker has been
closed at wrong phase angle by mistake. The output is activated, if the voltage conditions are
fulfilled at the same time the phase angle difference between bus and line is suddenly changed
from being larger than 60 degrees to smaller than 5 degrees.
714
Technical manual
1MRK 505 344-UUS B Section 14
Control
OperationSC = Enabled
AND TSTAUTSY
AND
TSTSC
BLKSC AND
BLOCK OR
AUTOSYOK
AND
tSCA
AND 0-60 ms
0
VDiffSC
AND 50 ms
0
VHighBusSC
VOKSC
AND
VHighLineSC
VDIFFSC
1
FRDIFFA
FreqDiffA 1
PHDIFFA
PhaseDiffA 1
VDIFFME
voltageDifferenceValue
FRDIFFME
frequencyDifferenceValue
PHDIFFME
phaseAngleDifferenceValue
100 ms
AND 0 INADVCLS
PhDiff > 60° 32 ms AND
PhDiff < 5°
ANSI07000114-4-en.vsd
ANSI07000114 V4 EN-US
Figure 390: Simplified logic diagram for the Auto Synchronism function
The function will compare the values for the bus and line voltage with the set values for
VHighBusSynch and VHighLineSynch, which is a supervision that the voltages are both live. Also
the voltage difference is checked to be smaller than the set value for VDiffSynch, which is a p.u
value of set voltage base values. If both sides are higher than the set values and the voltage
difference between bus and line is acceptable, the measured values are compared with the set
values for acceptable frequency FreqDiffMax and FreqDiffMin, rate of change of frequency
FreqRateChange and phase angle, which has to be smaller than the internally preset value of 15
degrees.
The measured frequencies between the settings for the maximum and minimum frequency will
initiate the measuring and the evaluation of the angle change to allow operation to be sent at the
right moment including the set tBreaker time. The calculation of the operation pulse sent in
advance is using the measured SlipFrequency and the set tBreaker time. To prevent incorrect
715
Technical manual
Section 14 1MRK 505 344-UUS B
Control
closing pulses, a maximum closing angle between bus and line is preset internally to a value of 15
degrees.. Table 450 below shows the maximum settable value for tBreaker at the preset maximum
closing angle of 15 degrees, at different allowed slip frequencies for synchronizing.
Table 450: Dependencies between tBreaker and SlipFrequency with maximum closing angle of 15 degrees
tBreaker [s] (max settable value) with the internally preset SlipFrequency [Hz] (BusFrequency - LineFrequency)
closing angle of 15 degrees
0.040 1.000
0.050 0.800
0.080 0.500
0.200 0.200
0.400 0.100
0.800 0.050
1.000 0.040
At operation the SYNOK output will be activated with a pulse tClosePulse and the function resets.
The function will also reset if the synchronizing conditions are not fulfilled within the set
tMaxSynch time. This prevents that the function is, by mistake, maintained in operation for a long
time, waiting for conditions to be fulfilled.
The inputs BLOCK and BLKSYNCH are available for total block of the complete SESRSYN function
and block of the Synchronizing function respectively. TSTSYNCH will allow testing of the function
where the fulfilled conditions are connected to a separate output.
716
Technical manual
1MRK 505 344-UUS B Section 14
Control
SYN1
OPERATION SYNCH=ON
TEST MODE=ON
STARTSYN SYNPROGR
AND
AND
S
BLKSYNCH
OR R
VDiffSynch
50 ms SYNOK
AND
VHighBusSynch AND t
VHighLineSynch OR
FreqDiffMax
AND
TSTSYNOK
FreqDiffMin OR
tClose
FreqRateChange Pulse
AND
FreqDiff
Close pulse
tBreaker in advance
ANSI06000636-3-en.vsd
ANSI06000636 V3 EN-US
The function measures voltages on the busbar and the line to verify whether they are live or dead.
This is done by comparing with the set values VLiveBusEnerg and VDeadBusEnerg for bus
energizing and VLiveLineEnerg and VDeadLineEnerg for line energizing.
The frequency on both sides of the circuit breaker is also measured. The frequencies must not
deviate from the rated frequency more than +/-5Hz.
The Energizing direction can be selected individually for the Manual and the Automatic functions
respectively. When the conditions are met the outputs AUTOENOK and MANENOK respectively will
be activated if the fuse supervision conditions are fulfilled. The output signal can be delayed
independently for MANENOK and AUTOENOK conditions. The Energizing direction can also be
selected by an integer input AENMODE respective MENMODE, which for example, can be
connected to a Binary to Integer function block (B16I). Integers supplied shall be 1=Off, 2=DLLB,
3=DBLL and 4= Both. Not connected input will mean that the setting is done from Parameter
Setting tool. The active position can be read on outputs MODEAEN resp MODEMEN. The modes
are 0=OFF, 1=DLLB, 2=DBLL and 3=Both.
The inputs BLOCK and BLKENERG are available for total block of the complete SESRSYN (25)
function respective block of the Energizing check function. TSTENERG will allow testing of the
function where the fulfilled conditions are connected to a separate test output.
717
Technical manual
Section 14 1MRK 505 344-UUS B
Control
manEnergOpenBays
MANENOK
OR
TSTENERG
BLKENERG
OR
BLOCK
selectedFuseOK
VLiveBusEnerg
AND 0 – 60 s
DLLB OR tManEnerg
VDeadLineEnerg AND
OR 0
AND
BOTH
ManEnerg
VDeadBusEnerg
DBLL
AND
VLiveLineEnerg
TSTENOK
ManEnergDBDL AND AND
VMaxEnerg
fBus and fLine ±5 Hz
ANSI14000031-1-en.vsd
ANSI14000031 V1 EN-US
TSTENERG
BLKENERG
OR
BLOCK
selectedFuseOK
VLiveBusEnerg
DLLB 50ms 0 – 60 s
AND
OR t tAutoEnerg
AND OR
0 AUTOENOK
VDeadLineEnerg AND
BOTH
AutoEnerg
VDeadBusEnerg
DBLL
AND
VLiveLineEnerg
TSTENOK
VMaxEnerg AND
ANSI14000030-2-en.vsdx
ANSI14000030 V2 EN-US
718
Technical manual
1MRK 505 344-UUS B Section 14
Control
BLKENERG
BLOCK OR manEnergOpenBays
AND
ManEnerg
1½ bus CB
CBConfig AND
B1QOPEN
LN1QOPEN AND
OR
B1QCLD
B2QOPEN
AND
LN2QOPEN
B2QCLD
AND
Tie CB
AND
AND
OR
AND
IEC14000032-1-en.vsd
IEC14000032 V1 EN-US
The VB1OK/VB2OK and VB1FF/VB2FF inputs are related to the busbar voltage and the VLNOK and
VLNFF inputs are related to the line voltage. Configure them to the binary input or function
outputs that indicate the status of the external fuse failure of the busbar and line voltages. In the
event of a fuse failure, the energizing check function is blocked. The synchronism check function
requires full voltage on both sides, thus no blocking at fuse failure is needed.
The voltage selection type to be used is set with the parameter CBConfig.
If No voltage sel. is set the voltages used will be V-Line1 and V-Bus1. This setting is also used in the
case when external voltage selection is provided. Fuse failure supervision for the used inputs must
also be connected.
719
Technical manual
Section 14 1MRK 505 344-UUS B
Control
The voltage selection function, selected voltages, and fuse conditions are used for the
Synchronism check and Energizing check inputs.
For the disconnector positions it is advisable to use (NO) a and (NC) b type contacts to supply
Disconnector Open and Closed positions but, it is also possible to use an inverter for one of the
positions.
If breaker or disconnector positions not are available for deciding if energizing is allowed, it is
considered to be allowed to manually energize. This is only allowed for manual energizing in
breaker-and-a-half and Tie breaker arrangements. Manual energization of a completely open
diameter in 1 1/2 CB switchgear is allowed by internal logic.
Voltage selection for a single circuit breaker with double busbars M14838-3 v9
The setting CBConfig selected for Double Bus activates the voltage selection for single CB and
double busbars. This function uses the binary input from the disconnectors auxiliary contacts
BUS1_OP-BUS1_CL for Bus 1, and BUS2_OP-BUS2_CL for Bus 2 to select between bus 1 and bus 2
voltages. If the disconnector connected to bus 1 is closed and the disconnector connected to bus 2
is opened the bus 1 voltage is used. All other combinations use the bus 2 voltage. The outputs
B1SEL and B2SEL respectively indicate the selected Bus voltage.
The function checks the fuse-failure signals for bus 1, bus 2 and line voltage transformers. Inputs
VB1OK-VB1FF supervise the MCB for Bus 1 and VB2OK-VB2FF supervises the MCB for Bus 2. VL1OK
and VL1FF supervises the MCB for the Line voltage transformer. The inputs fail (FF) or healthy (OK)
can alternatively be used dependent on the available signal. If a VT failure is detected in the
selected voltage source an output signal VSELFAIL is set. This output signal is true if the selected
bus or line voltages have a VT failure. This output as well as the function can be blocked with the
input signal BLOCK. The function logic diagram is shown in figure 395.
720
Technical manual
1MRK 505 344-UUS B Section 14
Control
BUS1_OP
B1SEL
BUS1_CL AND
BUS2_OP B2SEL
NOT
BUS2_CL AND
invalidSelection
AND
bus1Voltage busVoltage
bus2Voltage
VB1OK AND
VB1FF OR
OR selectedFuseOK
AND
VB2OK AND
VB2FF OR VSELFAIL
AND
VL1OK
VL1FF OR
BLOCK
en05000779_2_ansi.vsd
ANSI05000779 V2 EN-US
Figure 395: Logic diagram for the voltage selection function of a single circuit breaker with double busbars
With the setting parameter CBConfig the selection of actual CB location in the 1 1/2 circuit breaker
switchgear is done. The settings are: 1 1/2 Bus CB, 1 1/2 alt. Bus CB or Tie CB.
This voltage selection function uses the binary inputs from the disconnectors and circuit breakers
auxiliary contacts to select the right voltage for the SESRSYN function. For the bus circuit breaker
one side of the circuit breaker is connected to the busbar and the other side is connected either to
line 1, line 2 or the other busbar depending on the best selection of voltage circuit.
The fuse supervision is connected to VL1OK-VL1FF, VL2OK-VL2FF and with alternative Healthy or
Failing fuse signals depending on what is available from each fuse (MCB).
The tie circuit breaker is connected either to bus 1 or line 1 voltage on one side and the other side
is connected either to bus 2 or line 2 voltage. Four different output combinations are possible, bus
to bus, bus to line, line to bus and line to line.
721
Technical manual
Section 14 1MRK 505 344-UUS B
Control
The function also checks the fuse-failure signals for bus 1, bus 2, line 1 and line 2. If a VT failure is
detected in the selected voltage an output signal VSELFAIL is set. This output signal is true if the
selected bus or line voltages have a MCB trip. This output as well as the function can be blocked
with the input signal BLOCK. The function block diagram for the voltage selection of a bus circuit
breaker is shown in figure 396 and for the tie circuit breaker in figure 397.
LINE1_OP
AND
L1SEL
LINE1_CL
BUS1_OP
L2SEL
BUS1_CL AND AND
B2SEL
OR
LINE2_OP
LINE2_CL AND invalidSelection
AND
BUS2_OP AND
BUS2_CL AND
line1Voltage lineVoltage
line2Voltage
bus2Voltage
VB1OK
VB1FF OR
OR selectedFuseOK
VB2OK AND
AND
VB2FF OR
VSELFAIL
VL1OK AND
AND
VL1FF OR
VL2OK
AND
VL2FF OR
BLOCK
en05000780_2_ansi.vsd
ANSI05000780 V2 EN-US
Figure 396: Simplified logic diagram for the voltage selection function for a bus circuit breaker in a breaker-
and-a-half arrangement
722
Technical manual
1MRK 505 344-UUS B Section 14
Control
LINE1_OP
AND
L1SEL
LINE1_CL
B1SEL
NOT
BUS1_OP AND
AND
BUS1_CL AND
line1Voltage busVoltage
bus1Voltage
LINE2_OP
L2SEL
LINE2_CL AND
B2SEL
NOT
invalidSelection
OR
BUS2_OP AND
AND
BUS2_CL AND
line2Voltage lineVoltage
bus2Voltage
VB1OK AND
VB1FF OR
OR selectedFuseOK
VB2OK AND
AND
VB2FF OR
VSELFAIL
VL1OK AND
AND
VL1FF OR
VL2OK
AND
VL2FF OR
BLOCK
en05000781_2_ansi.vsd
ANSI05000781 V2 EN-US
Figure 397: Simplified logic diagram for the voltage selection function for the tie circuit breaker in breaker-
and-a-half arrangement.
723
Technical manual
Section 14 1MRK 505 344-UUS B
Control
Time delay for energizing check when voltage (0.000-60.000) s ±0.2% or ±100 ms whichever is
jumps from 0 to 90% of Vrated greater
Trip time for synchrocheck function when Min. = 15 ms –
angle difference between bus and line jumps Max. = 30 ms
from “PhaseDiff” + 2 degrees to “PhaseDiff” - 2
degrees
Trip time for energizing function when voltage Min. = 70 ms –
jumps from 0 to 90% of Vrated Max. = 90 ms
724
Technical manual
1MRK 505 344-UUS B Section 14
Control
14.2.1 Identification
M14890-1 v6
SYMBOL-L V1 EN-US
The autorecloser SMBRREC (79) function provides high-speed and/or delayed auto-reclosing for
single or multi-breaker applications.
Up to five three-phase reclosing attempts can be included by parameter setting. The first attempt
can be single-, two and/or three pole for single pole or multi-pole faults respectively.
Multiple autoreclosing functions are provided for multi-breaker arrangements. A priority circuit
allows one circuit breaker to close first and the second will only close if the fault proved to be
transient.
Each autoreclosing function is configured to co-operate with the synchronism check function.
The autoreclosing function provides high-speed and/or delayed three pole autoreclosing.
725
Technical manual
Section 14 1MRK 505 344-UUS B
Control
SMBRREC (79)
ON BLOCKED
OFF SETON
BLKON READY
BLKOFF ACTIVE
RESET SUCCL
INHIBIT UNSUCCL
RI INPROGR
RI_HS 1PT1
TRSOTF 2PT1
SKIPHS 3PT1
ZONESTEP 3PT2
TR2P 3PT3
TR3P 3PT4
THOLHOLD 3PT5
CBREADY PERMIT1P
52A PREP3P
PLCLOST CLOSECMD
SYNC WFMASTER
WAIT COUNT1P
RSTCOUNT COUNT2P
MODEINT COUNT3P1
COUNT3P2
COUNT3P3
COUNT3P4
COUNT3P5
COUNTAR
MODE
ANSI06000189-2-en.vsd
ANSI06000189 V2 EN-US
14.2.4 Signals
PID-3666-INPUTSIGNALS v7
726
Technical manual
1MRK 505 344-UUS B Section 14
Control
PID-3666-OUTPUTSIGNALS v7
727
Technical manual
Section 14 1MRK 505 344-UUS B
Control
14.2.5 Settings
PID-3666-SETTINGS v7
728
Technical manual
1MRK 505 344-UUS B Section 14
Control
The logic diagrams below illustrate the principles applicable in the understanding of the
functionality.
Operation of the automatic reclosing can be set to Off or On via the setting parameters and
through external control. With the setting Operation = Enabled, the function is activated while
with the setting Operation = Disabled the function is deactivated. With the setting Operation =
Enabled and ExternalCtrl = On , the activation/deactivation is made by input signal pulses to the
inputs ON/OFF, for example, from a control system.
When the function is set Enabled and is operative the output SETON is activated (high). If the
input conditions 52a and CBREADY also are fulfilled, the automatic recloser is prepared to start
the reclosing cycle and the output signal READY on the SMBRREC (79) function block is activated
(high).
729
Technical manual
Section 14 1MRK 505 344-UUS B
Control
The Auto-reclosing mode is selected with setting ARMode = 3phase, 1/2/3ph, 1/2ph, 1ph+1*2ph,
1/2ph+1*3ph, 1ph+1*2/3ph.
As an alternative to setting the mode can be selected by connecting an integer, for example from
function block B16I to input MODEINT.
When a valid integer is connected to the input MODEINT the selected ARMode setting will be
invalid and the MODEINT input value will be used instead. The selected mode is reported as an
integer on the output MODE.
14.2.6.4 Initiate auto-reclosing and conditions for initiation of a reclosing cycle M12394-15 v10
The usual way to initiate a reclosing cycle, or sequence, is to initiate it when a selective line
protection tripping has occurred, by applying a signal to the RI input. It should be necessary to
adjust three-phase auto-reclosing open time, (dead time) for different power system
configurations or during tripping at different protection stages. The input RI_HS (reclose initiation
of high-speed reclosing) can also be used.
To start a new auto-reclosing cycle, a number of conditions of input signals need to be met. The
inputs are:
• CBREADY: CB ready for a reclosing cycle, for example, charged operating gear
• 52a: to ensure that the CB was closed when the line fault occurred and initiation was applied
• No BLKON or INHIBIT signal shall be present.
After the initiate has been accepted, it is latched in and an internal signal “Started” is set. It can be
interrupted by a signal to the INHIBIT input.
To initiate auto-reclosing by CB position Open instead of from protection trip signals, one has to
configure the CB Open position signal to inputs 52a and RI and set a parameter StartByCBOpen =
Enabled and CBAuxContType = NormClosed (normally closed, 52b). One also has to configure and
connect signals from manual trip commands to input INHIBIT.
The logic for switching the auto-recloser Enabled/Disabled and the starting of the reclosing is
shown in figure 399. The following should be considered:
• Setting Operation can be set to Disabled or Enabled. ExternalCtrl offers the possibility of
switching by external signals to inputs ON and OFF.
• SMBRREC (79) is normally started by tripping. It is either a Zone 1 and Communication aided
trip or a general trip. If the general trip is used the function must be blocked from all back-up
tripping connected to INHIBIT. In both alternatives the breaker failure function must be
connected to inhibit the function. RI makes a first attempt with synchronism-check, RI_HS
makes its first attempt without synchronism-check. TRSOTF starts shots 2-5.
• Circuit breaker checks that the breaker was closed for a time before the opening occurred and
that the CB has sufficient stored energy to perform an auto-reclosing sequence and is
connected to inputs 52a and CBREADY.
730
Technical manual
1MRK 505 344-UUS B Section 14
Control
Operation:Enabled
AND
External Ctrl: Enabled
OR S
ON AND SETON
OR R
AND
RI
RI_HS OR
initiate
autoInitiate OR
Additional conditions
TRSOTF AND
PICKUP
CBREADY AND
0 AND S
0-t120 AND
52a CB Closed 0-tCBClosedMin R
0
AND
Blocking conditions READY
AND
OR
Inhibit conditions
count 0
ANSI05000782-4-en.vsd
ANSI05000782 V4 EN-US
It is possible to use up to four different time settings for the first shot, and one extension time.
There are separate settings for single- , two- and three-phase auto-reclosing open times, t1 1Ph, t1
2Ph, t1 3Ph. If only the RI input signal is applied, and an auto-reclosing program with single-phase
reclosing is selected, the auto-reclosing open time t1 1Ph will be used. If one of the inputs TR2P or
TR3P is activated in conjunction with the input RI, the auto-reclosing open time for two-phase or
three-phase reclosing is used. There is also a separate time setting facility for three-phase high-
speed auto-reclosing, t1 3PhHS available for use when required. It is activated by input RI_HS.
An auto-reclosing open time extension delay, tExtended t1, can be added to the normal shot 1
delay. It is intended to come into use if the communication channel for permissive line protection
is lost. In a case like this there can be a significant time difference in fault clearance at the two line
ends. A longer auto-reclosing open time can then be useful. This extension time is controlled by
setting parameter Extended t1 = Enabled and the input PLCLOST.
In normal circumstances the trip command resets quickly due to fault clearing. The user can set a
maximum trip pulse duration tTrip. When trip signals are longer, the auto-reclosing open time is
extended by tExtended t1. If Extended t1 = Disabled, a long trip signal interrupts the reclosing
sequence in the same way as a signal to input INHIBIT.
731
Technical manual
Section 14 1MRK 505 344-UUS B
Control
Extended t1
PLCLOST Extend t1
initiate AND OR AND
AND
0-tTrip
pickup 0 AND
long duration
AND
(block SMBRREC)
ANSI05000783_2_en.vsd
ANSI05000783 V2 EN-US
Figure 400: Control of extended auto-reclosing open time and long trip pulse detection
M12394-81 v2
By choosing CBReadyType = CO (CB ready for a Close-Open sequence) the readiness of the circuit
breaker is also checked before issuing the CB closing command. If the CB has a readiness contact
of type CBReadyType = OCO (CB ready for an Open-Close-Open sequence) this condition may not
be fulfilled during the dead time and at the moment of reclosure. The Open-Close-Open condition
was however checked at the start of the reclosing cycle and it is then likely that the CB is prepared
for a Close-Open sequence.
The synchronism check or energizing check must be fulfilled within a set time interval, tSync. If it is
not, or if other conditions are not met, the reclosing is interrupted and blocked.
The reset timer defines a time from the issue of the reclosing command, after which the reclosing
function resets. Should a new trip occur during this time, it is treated as a continuation of the first
fault. The reset timer is started when the CB closing command is given.
A number of outputs for Autoreclosing state control keeps track of the actual state in the
reclosing sequence.
732
Technical manual
1MRK 505 344-UUS B Section 14
Control
SYNC
initiate Blocking out
AND
CBREADY AND OR
SMBRREC State
0-tSync Control
AND
0 COUNTER
0 Shot 0
CL
Shot 1
1
Shot 2
2
Shot 3
3
Pulse SMBRREC (above) 0-tReset Shot 4
AND R 4
OR 0 Shot 5
5
TR2P LOGIC Reset Timer On
TR3P reclosing
1PT1
programs
PICKUP 2PT1
RI 3PHS
INPROGR
Shot 0 3PT1 OR
Shot 1 3PT2
Shot 2
Shot 3 3PT3
Shot 4
Shot 5 3PT4
PERMIT1P
3PT5
PREP3P
1
Blocking out
0 Inhibit (internal)
INHIBIT OR
tInhibit
ANSI05000784_2_en.vsd
ANSI05000784 V2 EN-US
733
Technical manual
Section 14 1MRK 505 344-UUS B
Control
When a reclosing command is issued, the appropriate reclosing operation counter is incremented.
There is a counter for each type of reclosing and one for the total number of reclosing commands
issued.
tPulse
pulse
initiate **) AND CLOSECMD
OR
50 ms
counter COUNTAR
RSTCOUNT
ANSI05000785_2_en.vsd
ANSI05000785 V2 EN-US
Figure 402: Pulsing of closing command and driving the operation counters
Normally the signal UNSUCCL appears when a new trip and initiate is received after the last
reclosing shot has been made and the auto-reclosing function is blocked. The signal resets once
the reset time has elapsed. The “unsuccessful“ signal can also be made to depend on CB position
input. The parameter UnsucClByCBChk should then be set to CBCheck, and a timer tUnsucCl
should also be set. If the CB does not respond to the closing command and does not close, but
remains open, the output UNSUCCL is set high after time tUnsucCl.
734
Technical manual
1MRK 505 344-UUS B Section 14
Control
initiate
block start AND
OR UNSUCCL
AND S
shot 0 R
UnsucClByCBchk = CBcheck
Pulse AR (Closing) OR
AND
AND 0-tUnsucCl
52a CBclosed 0
en05000786_ansi.vsd
ANSI05000786 V1 EN-US
0-tAutoContWait
0
AND
CLOSECMD
AND S Q
AND
52a CBClosed
OR
initiate
RI OR
en05000787_ansi.vsd
ANSI05000787 V1 EN-US
735
Technical manual
Section 14 1MRK 505 344-UUS B
Control
to connect signals from manual tripping and other functions, which shall prevent reclosing, to the
input INHIBIT.
StartByCBOpen= Enabled
NOT
RI AND
RI_HS AND
PICKUP
³1
100 ms
AND
100 ms
AND
ANSI05000788_2_en.vsd
ANSI05000788 V2 EN-US
Some examples of the timing of internal and external signals at typical transient and permanent
faults are shown below in figures 406 to 409.
Fault
CB POS
Closed Open Closed
CB READY
INPROG
1PT1
ACTIVE
CLOSE CMD t1 1Ph tPulse
PREP3P
SUCCL
Time
en04000196-2_ansi.vsd
ANSI04000196 V2 EN-US
736
Technical manual
1MRK 505 344-UUS B Section 14
Control
Fault
CB POS Open
Closed Open C C
CB READY
TR3P
SYNC
READY
INPROGR
3PT1 t1 3Ph
3PT2 t2 3Ph
ACTIVE tReset
PREP3P
UNSUCCL
Time
en04000197_ansi.vsd
ANSI04000197 V1 EN-US
Fault
AR01-CBCLOSED
AR01-CBREADY(CO)
AR01-RI
AR01-TR3P
AR01-SYNC
AR01-READY
AR01-INPROGR
AR01-1PT1
AR01-T1
AR01-T2
AR01-CLOSECMD t1s
AR01-P3P
AR01-UNSUC
tReset
en04000198_ansi.vsd
ANSI04000198 V1 EN-US
737
Technical manual
Section 14 1MRK 505 344-UUS B
Control
Fault
AR01-CBCLOSED
AR01-CBREADY(CO)
AR01-RI
AR01-TR3P
AR01-SYNC
AR01-READY
AR01-INPROGR
AR01-1PT1
AR01-T1
AR01-T2
t2
AR01-CLOSECMD t1s
AR01-P3P
AR01-UNSUC
tReset
en04000199_ansi.vsd
ANSI04000199 V1 EN-US
Figure 409: Permanent single-phase fault. Program 1ph + 3ph or 1/2ph + 3ph, two-shot
reclosing
738
Technical manual
1MRK 505 344-UUS B Section 14
Control
The interlocking functionality blocks the possibility to operate high-voltage switching devices, for
instance when a disconnector is under load, in order to prevent material damage and/or
accidental human injury.
Each control IED has interlocking functions for different switchyard arrangements, each handling
the interlocking of one bay. The interlocking functionality in each IED is not dependent on any
central function. For the station-wide interlocking, the IEDs communicate via the station bus or by
using hard wired binary inputs/outputs.
The interlocking conditions depend on the circuit configuration and status of the system at any
given time.
The interlocking function consists of software modules located in each control IED. The function is
distributed and not dependent on any central function. Communication between modules in
different bays is performed via the station bus.
The reservation function (see section "Functionality") is used to ensure that HV apparatuses that
might affect the interlock are blocked during the time gap, which arises between position
updates. This can be done by means of the communication system, reserving all HV apparatuses
that might influence the interlocking condition of the intended operation. The reservation is
maintained until the operation is performed.
After the selection and reservation of an apparatus, the function has complete data on the status
of all apparatuses in the switchyard that are affected by the selection. Other operators cannot
interfere with the reserved apparatus or the status of switching devices that may affect it.
The open or closed positions of the HV apparatuses are inputs to software modules distributed in
the control IEDs. Each module contains the interlocking logic for a bay. The interlocking logic in a
module is different, depending on the bay function and the switchyard arrangements, that is,
double-breaker or breaker-and-a-half bays have different modules. Specific interlocking
conditions and connections between standard interlocking modules are performed with an
engineering tool. Bay-level interlocking signals can include the following kind of information:
739
Technical manual
Section 14 1MRK 505 344-UUS B
Control
The interlocking module is connected to the surrounding functions within a bay as shown in figure
410.
Apparatus control
Interlocking
modules
modules in
SCILO SCSWI
other bays SXSWI
Apparatus control
modules
Interlocking SCILO SCSWI SXCBR 152
module
Apparatus control
modules
SCILO SCSWI SXSWI
en04000526_ansi.vsd
ANSI04000526 V1 EN-US
• Ungrounded busbars
• Busbars connected together
• Other bays connected to a busbar
• Received data from other bays is valid
740
Technical manual
1MRK 505 344-UUS B Section 14
Control
Station bus
Disc 189 and 289 closed Disc 189 and 289 closed WA1 ungrounded
WA1 ungrounded
WA1 and WA2 interconn
...
WA1 not grounded WA1 not grounded
WA2 not grounded WA2 not grounded WA1 and WA2 interconn
WA1 and WA2 interconn WA1 and WA2 interconn in other bay
..
WA1
WA2
189 289 189 289 189 289 189G 289G
152
152 152
989 989
en05000494_ansi.vsd
ANSI05000494 V1 EN-US
On the local HMI an override function exists, which can be used to bypass the interlocking function
in cases where not all the data required for the condition is valid.
• The interlocking conditions for opening or closing of disconnectors and grounding switches
are always identical.
• Grounding switches on the line feeder end, for example, rapid grounding switches, are
normally interlocked only with reference to the conditions in the bay where they are located,
not with reference to switches on the other side of the line. So a line voltage indication may be
included into line interlocking modules. If there is no line voltage supervision within the bay,
then the appropriate inputs must be set to no voltage, and the operator must consider this
when operating.
• Grounding switches can only be operated on isolated sections for example, without load/
voltage. Circuit breaker contacts cannot be used to isolate a section, that is, the status of the
circuit breaker is irrelevant as far as the grounding switch operation is concerned.
• Disconnectors cannot break power current or connect different voltage systems.
Disconnectors in series with a circuit breaker can only be operated if the circuit breaker is
open, or if the disconnectors operate in parallel with other closed connections. Other
disconnectors can be operated if one side is completely isolated, or if the disconnectors
operate in parallel to other closed connections, or if they are grounding on both sides.
• Circuit breaker closing is only interlocked against running disconnectors in its bay or
additionally in a transformer bay against the disconnectors and grounding switch on the
other side of the transformer, if there is no disconnector between CB and transformer.
• Circuit breaker opening is only interlocked in a bus-coupler bay, if a bus bar transfer is in
progress.
To make the implementation of the interlocking function easier, a number of standardized and
tested software interlocking modules containing logic for the interlocking conditions are
available:
741
Technical manual
Section 14 1MRK 505 344-UUS B
Control
The interlocking conditions can be altered, to meet the customer specific requirements, by adding
configurable logic by means of the graphical configuration tool PCM600. The inputs Qx_EXy on the
interlocking modules are used to add these specific conditions.
The input signals EXDU_xx shall be set to true if there is no transmission error at the transfer of
information from other bays. Required signals with designations ending in TR are intended for
transfer to other bays.
14.3.3.1 Identification
GUID-3EC5D7F1-FDA0-4F0E-9391-08D357689E0C v3
The Logical node for interlocking SCILO(3) function is used to enable a switching operation if the
interlocking conditions permit. SCILO (3) function itself does not provide any interlocking
functionality. The interlocking conditions are generated in separate function blocks containing the
interlocking logic.
SCILO (3)
POSOPEN EN_OPEN
POSCLOSE EN_CLOSE
OPEN_EN
CLOSE_EN
ANSI05000359-1-en.vsd
ANSI05000359 V1 EN-US
742
Technical manual
1MRK 505 344-UUS B Section 14
Control
14.3.3.4 Signals
PID-3487-INPUTSIGNALS v4
PID-3487-OUTPUTSIGNALS v4
The function contains logic to enable the open and close commands respectively if the
interlocking conditions are fulfilled. That means also, if the switch has a defined end position for
example, open, then the appropriate enable signal (in this case EN_OPEN) is false. The enable
signals EN_OPEN and EN_CLOSE can be true at the same time only in the intermediate and bad
position state and if they are enabled by the interlocking function. The position inputs come from
the logical nodes Circuit breaker/Circuit switch (SXCBR/SXSWI) and the enable signals come from
the interlocking logic. The outputs are connected to the logical node Switch controller (SCSWI).
One instance per switching device is needed.
POSOPEN SCILO
POSCLOSE XOR NOT
AND EN_OPEN
OR
AND
OPEN_EN
CLOSE_EN AND EN_CLOSE
OR
AND
en04000525_ansi.vsd
ANSI04000525 V1 EN-US
743
Technical manual
Section 14 1MRK 505 344-UUS B
Control
14.3.4.1 Identification
GUID-F3CBAFDC-3723-429F-9183-45229A6F0A12 v3
The interlocking for busbar grounding switch (BB_ES, 3) function is used for one busbar grounding
switch on any busbar parts according to figure 414.
89G
en04000504.vsd
ANSI04000504 V1 EN-US
BB_ES (3)
89G_OP 89GREL
89G_CL 89GITL
BB_DC_OP BBGSOPTR
VP_BB_DC BBGSCLTR
EXDU_BB
ANSI05000347-2-en.vsd
ANSI05000347 V2 EN-US
BB_ES
VP_BB_DC 89GREL
BB_DC_OP AND 89GITL
EXDU_BB NOT
89G_OP BBGSOPTR
89G_CL BBGSCLTR
en04000546_ansi.vsd
ANSI04000546 V1 EN-US
744
Technical manual
1MRK 505 344-UUS B Section 14
Control
14.3.4.5 Signals
PID-3494-INPUTSIGNALS v5
PID-3494-OUTPUTSIGNALS v5
14.3.5.1 Identification
GUID-29EF1F25-E10A-4C82-A6B7-FA246D9C6CD2 v3
The interlocking for bus-section breaker (A1A2_BS ,3) function is used for one bus-section circuit
breaker between section 1 and 2 according to figure 416. The function can be used for different
busbars, which includes a bus-section circuit breaker.
745
Technical manual
Section 14 1MRK 505 344-UUS B
Control
152
389G 489G
A1A2_BS
en04000516_ansi.vsd
ANSI04000516 V1 EN-US
A1A2_BS (3)
152_OP 152OPREL
152_CL 152OPITL
189_OP 152CLREL
189_CL 152CLITL
289_OP 189REL
289_CL 189ITL
389G_OP 289REL
389G_CL 289ITL
489G_OP 389GREL
489G_CL 389GITL
S189G_OP 489GREL
S189G_CL 489GITL
S289G_OP S1S2OPTR
S289G_CL S1S2CLTR
BBTR_OP 189OPTR
VP_BBTR 189CLTR
EXDU_12 289OPTR
EXDU_89G 289CLTR
152O_EX1 VPS1S2TR
152O_EX2 VP189TR
152O_EX3 VP289TR
189_EX1
189_EX2
289_EX1
289_EX2
ANSI05000348-2-en.vsd
ANSI05000348 V2 EN-US
746
Technical manual
1MRK 505 344-UUS B Section 14
Control
A1A2_BS
152_OP
152_CL XOR VP152
189_OP
189_CL XOR VP189
289_OP
289_CL XOR VP289
389G_OP
389G_CL XOR VP389G
489G_OP
489G_CL XOR VP489G
S1189G_OP
S1189G_CL XOR VPS1189G
S2289G_OP
S2289G_CL XOR VPS2289G
VP189
189_OP AND OR 152OPREL
152O_EX1 152OPITL
NOT
VP289
289_OP AND
152O_EX2
VP_BBTR
BBTR_OP AND
EXDU_12
152O_EX3
VP189 152CLREL
VP289 AND 152CLITL
NOT
VP152
VP389G AND OR 189REL
VP489G 189ITL
NOT
VPS1189G
152_OP
389G_OP
489G_OP
S1189G_OP
EXDU_89G
189_EX1
VP389G
VPS1189G AND
389G_CL
S1189G_CL
EXDU_89G
189_EX2
en04000542_ansi.vsd
ANSI04000542 V1 EN-US
747
Technical manual
Section 14 1MRK 505 344-UUS B
Control
VP152
VP389G AND OR 289REL
VP489G 289ITL
NOT
VPS2289G
152_OP
389G_OP
489G_OP
S2289G_OP
EXDU_89G
289_EX1
VP489G
VPS2289G AND
489G_CL
S2289G_CL
EXDU_89G
289_EX2
VP189 389GREL
VP289 AND 389GITL
189_OP NOT
489GREL
289_OP
489GITL
NOT
189_OP 189OPTR
189_CL 189CLTR
VP189 VP189TR
289_OP 289OPTR
289_CL 289CLTR
VP289 VP289TR
189_OP S1S2OPTR
289_OP OR S1S2CLTR
152_OP NOT
VP189 VPS1S2TR
VP289 AND
VP152
en04000543_ansi.vsd
ANSI04000543 V1 EN-US
14.3.5.5 Signals
PID-3498-INPUTSIGNALS v4
748
Technical manual
1MRK 505 344-UUS B Section 14
Control
PID-3498-OUTPUTSIGNALS v4
749
Technical manual
Section 14 1MRK 505 344-UUS B
Control
14.3.6.1 Identification
GUID-0A0229EB-5ECD-405C-B706-6A54CBBDB49D v3
The interlocking for bus-section disconnector (A1A2_DC, 3) function is used for one bus-section
disconnector between section 1 and 2 according to figure 418. A1A2_DC (3) function can be used
for different busbars, which includes a bus-section disconnector.
52
189G 289G
A1A2_DC en04000492_ansi.vsd
ANSI04000492 V1 EN-US
A1A2_DC (3)
089_OP 089OPREL
089_CL 089OPITL
S189G_OP 089CLREL
S189G_CL 089CLITL
S289G_OP DCOPTR
S289G_CL DCCLTR
S1DC_OP VPDCTR
S2DC_OP
VPS1_DC
VPS2_DC
EXDU_89G
EXDU_BB
089C_EX1
089C_EX2
089O_EX1
089O_EX2
089O_EX3
ANSI05000349-2-en.vsd
ANSI05000349 V2 EN-US
750
Technical manual
1MRK 505 344-UUS B Section 14
Control
A1A2_DC
89_OP
VPQB VPDCTR
89_CL XOR
DCOPTR
DCCLTR
S1189G_OP
VPS1189G
S1189G_CL XOR
S2289G_OP
VPS2289G
S2289G_CL XOR
VPS1189G
VPS2289G AND OR
VPS1_DC 89OPREL
S1189G_OP NOT
89OPITL
S2289G_OP
S1DC_OP
EXDU_89G
EXDU_BB
QBOP_EX1
VPS1189
VPS2289G AND
VPS2_DC
S1189G_OP
S2289G_OP
S2DC_OP
EXDU_89G
EXDU_BB
QBOP_EX2
VPS1189G
VPS2289G AND
S1189G_CL
S2289G_CL
EXDU_89G
QBOP_EX3
en04000544_ansi.vsd
ANSI04000544 V1 EN-US
IEC04000545 V1 EN-US
14.3.6.5 Signals
PID-3499-INPUTSIGNALS v5
751
Technical manual
Section 14 1MRK 505 344-UUS B
Control
PID-3499-OUTPUTSIGNALS v5
14.3.7.1 Identification
GUID-8149EE0A-E2A4-431C-9D07-D1A0BD296743 v3
The interlocking for bus-coupler bay (ABC_BC, 3) function is used for a bus-coupler bay connected
to a double busbar arrangement according to figure 420. The function can also be used for a
752
Technical manual
1MRK 505 344-UUS B Section 14
Control
single busbar arrangement with transfer busbar or double busbar arrangement without transfer
busbar.
WA1 (A)
WA2 (B)
WA7 (C)
152
289G
en04000514_ansi.vsd
ANSI04000514 V1 EN-US
753
Technical manual
Section 14 1MRK 505 344-UUS B
Control
ABC_BC (3)
152_OP 152OPREL
152_CL 152OPITL
189_OP 152CLREL
189_CL 152CLITL
289_OP 189REL
289_CL 189ITL
789_OP 289REL
789_CL 289ITL
2089_OP 789REL
2089_CL 789ITL
189G_OP 2089REL
189G_CL 2089ITL
289G_OP 189GREL
289G_CL 189GITL
1189G_OP 289GREL
1189G_CL 289GITL
2189G_OP 189OPTR
2189G_CL 189CLTR
7189G_OP 22089OTR
7189G_CL 22089CTR
BBTR_OP 789OPTR
BC_12_CL 789CLTR
VP_BBTR 1289OPTR
VP_BC_12 1289CLTR
EXDU_89G BC12OPTR
EXDU_12 BC12CLTR
EXDU_BC BC17OPTR
152O_EX1 BC17CLTR
152O_EX2 BC27OPTR
152O_EX3 BC27CLTR
189_EX1 VP189TR
189_EX2 V22089TR
189_EX3 VP789TR
289_EX1 VP1289TR
289_EX2 VPBC12TR
289_EX3 VPBC17TR
2089_EX1 VPBC27TR
2089_EX2
789_EX1
789_EX2
ANSI05000350-2-en.vsd
ANSI05000350 V2 EN-US
754
Technical manual
1MRK 505 344-UUS B Section 14
Control
ABC_BC
152_OP
152_CL XOR VP152
189_OP
189_CL XOR VP189
2089_OP
2089_CL XOR VP2089
789_OP
789_CL XOR VP789
289_OP
289_CL XOR VP289
189G_OP
189G_CL XOR VP189G
289G_OP
289G_CL XOR VP289G
1189G_OP
1189G_CL XOR VP1189G
2189G_OP
2189G_CL XOR VP2189G
7189G_OP
7189G_CL XOR VP7189G
VP189
189_OP AND
152OPREL
OR
152O_EX1 152OPITL
NOT
VP2089
2089_OP AND
152O_EX2
VP_BBTR
BBTR_OP AND
EXDU_12
152O_EX3
VP189 152CLREL
VP289 AND 152CLITL
VP789 NOT
VP2089
en04000533_ansi.vsd
ANSI04000533 V1 EN-US
VP152
VP289 AND OR 189REL
VP189G 189ITL
VP289G NOT
VP1189G
152_OP
289_OP
189G_OP
289G_OP
1189G_OP
EXDU_89G
189_EX1
VP289
VP_BC_12 AND
289_CL
BC_12_CL
EXDU_BC
189_EX2
VP189G
VP1189G AND
189G_CL
1189G_CL
EXDU_89G
189_EX3
en04000534_ansi.vsd
ANSI04000534 V1 EN-US
755
Technical manual
Section 14 1MRK 505 344-UUS B
Control
VP152
VP189 AND OR 289REL
VP189G 289ITL
VP289G NOT
VP2189G
152_OP
189_OP
189G_OP
289G_OP
2189G_OP
EXDU_89G
289_EX1
VP189
VP_BC_12 AND
189_CL
BC_12_CL
EXDU_BC
289_EX2
VP189G
VP2189G AND
189G_CL
2189G_CL
EXDU_89G
289_EX3
en04000535_ansi.vsd
ANSI04000535 V1 EN-US
VP152
VP2089 AND OR 789REL
VP189G 789ITL
VP289G NOT
VP7189G
152_OP
2089_OP
189G_OP
289G_OP
7189G_OP
EXDU_89G
789_EX1
VP289G
VP7189G AND
289G_CL
7189G_CL
EXDU_89G
789_EX2
VP152
VP789 AND OR
2089REL
VP189G 2089ITL
VP289G NOT
VP2189G
152_OP
789_OP
189G_OP
289G_OP
2189G_OP
EXDU_89G
2089_EX1
VP289G
VP2189G AND
289G_CL
2189G_CL
EXDU_89G
2089_EX2
en04000536_ansi.vsd
ANSI04000536 V1 EN-US
756
Technical manual
1MRK 505 344-UUS B Section 14
Control
VP189 189GREL
VP2089 AND 189GITL
VP789 NOT
289GREL
VP289
189_OP NOT
289GITL
2089_OP
789_OP
289_OP
189_OP 189OPTR
189_CL 189CLTR
VP189 VP189TR
2089_OP 22089OTR
289_OP AND 22089CTR
VP2089 NOT
V22089TR
VP289 AND
789_OP 789OPTR
789_CL 789CLTR
VP789 VP789TR
189_OP 1289OPTR
289_OP OR 1289CLTR
VP189 NOT
VP1289TR
VP289 AND
152_OP BC12OPTR
189_OP OR BC12CLTR
2089_OP NOT
VP152
VPBC12TR
VP189 AND
VP2089
152_OP BC17OPTR
189_OP OR BC17CLTR
789_OP NOT
VP152
VPBC17TR
VP189 AND
VP789
152_OP BC27OPTR
289_OP OR BC27CLTR
789_OP NOT
VP152
VPBC27TR
VP289 AND
VP789
en04000537_ansi.vsd
ANSI04000537 V1 EN-US
14.3.7.5 Signals
PID-3500-INPUTSIGNALS v5
757
Technical manual
Section 14 1MRK 505 344-UUS B
Control
PID-3500-OUTPUTSIGNALS v5
758
Technical manual
1MRK 505 344-UUS B Section 14
Control
759
Technical manual
Section 14 1MRK 505 344-UUS B
Control
14.3.8.1 Identification
GUID-03F1A3BB-4A1E-49E8-88C6-10B3876F64DA v4
WA1 (A)
WA2 (B)
189 289
189G 189G
152 152
289G 289G
689 689
389G 389G
BH_LINE_A BH_LINE_B
6189 6289
152
989 989
189G 289G
989G 989G
BH_CONN
en04000513_ansi.vsd
ANSI04000513 V1 EN-US
760
Technical manual
1MRK 505 344-UUS B Section 14
Control
M13574-3 v6
BH_LINE_A (3)
152_OP 152CLREL
152_CL 152CLITL
689_OP 689REL
689_CL 689ITL
189_OP 189REL
189_CL 189ITL
189G_OP 189GREL
189G_CL 189GITL
289G_OP 289GREL
289G_CL 289GITL
389G_OP 389GREL
389G_CL 389GITL
989_OP 989REL
989_CL 989ITL
989G_OP 989GREL
989G_CL 989GITL
C152_OP 189OPTR
C152_CL 189CLTR
C6189_OP VP189TR
C6189_CL
C189G_OP
C189G_CL
C289G_OP
C289G_CL
1189G_OP
1189G_CL
VOLT_OFF
VOLT_ON
EXDU_89G
689_EX1
689_EX2
189_EX1
189_EX2
989_EX1
989_EX2
989_EX3
989_EX4
989_EX5
989_EX6
989_EX7
ANSI05000352-2-en.vsd
ANSI05000352 V2 EN-US
761
Technical manual
Section 14 1MRK 505 344-UUS B
Control
M13578-3 v6
BH_LINE_B (3)
152_OP 152CLREL
152_CL 152CLITL
689_OP 689REL
689_CL 689ITL
289_OP 289REL
289_CL 289ITL
189G_OP 189GREL
189G_CL 189GITL
289G_OP 289GREL
289G_CL 289GITL
389G_OP 389GREL
389G_CL 389GITL
989_OP 989REL
989_CL 989ITL
989G_OP 989GREL
989G_CL 989GITL
C152_OP 289OPTR
C152_CL 289CLTR
C6289_OP VP289TR
C6289_CL
C189G_OP
C189G_CL
C289G_OP
C289G_CL
2189G_OP
2189G_CL
VOLT_OFF
VOLT_ON
EXDU_89G
689_EX1
689_EX2
289_EX1
289_EX2
989_EX1
989_EX2
989_EX3
989_EX4
989_EX5
989_EX6
989_EX7
ANSI05000353-2-en.vsd
ANSI05000353 V2 EN-US
BH_CONN (3)
152_OP 152CLREL
152_CL 152CLITL
6189_OP 6189REL
6189_CL 6189ITL
6289_OP 6289REL
6289_CL 6289ITL
189G_OP 189GREL
189G_CL 189GITL
289G_OP 289GREL
289G_CL 289GITL
1389G_OP
1389G_CL
2389G_OP
2389G_CL
6189_EX1
6189_EX2
6289_EX1
6289_EX2
ANSI05000351-2-en.vsd
ANSI05000351 V2 EN-US
762
Technical manual
1MRK 505 344-UUS B Section 14
Control
M13577-1 v5
BH_CONN
152_OP
152_CL XOR VP152
6189_OP
6189_CL XOR VP6189
6289_OP
6289_CL XOR VP6289
189G_OP
189G_CL XOR VP189G
289G_OP
289G_CL XOR VP289G
1389G_OP
1389G_CL XOR VP1389G
2389G_OP
2389G_CL XOR VP2389G
VP6189 152CLREL
VP6289 AND 152CLITL
NOT
VP152
VP189G AND OR 6189REL
VP289G 61891ITL
NOT
VP1389G
152_OP
189G_OP
289G_OP
1389G_OP
6189_EX1
VP189G
VP1389G AND
189G_CL
1389G_CL
6189_EX2
VP152
VP189G AND OR 6289REL
VP289G 6289ITL
NOT
VP2389G
152_OP
189G_OP
289G_OP
2389G_OP
6289_EX1
VP289G
VP2389G AND
289G_CL
2389G_CL
6289_EX2
VP6189 189GREL
VP6289 AND NOT 189GITL
6189_OP 289GREL
6289_OP NOT
289GITL
en04000560_ansi.vsd
ANSI04000560 V1 EN-US
763
Technical manual
Section 14 1MRK 505 344-UUS B
Control
BH_LINE_A
152_OP
152_CL XOR VP152
189_OP
189_CL XOR VP189
689_OP
689_CL XOR VP689
989G_OP
989G_CL XOR VP989G
989_OP
989_CL XOR VP989
189G_OP
189G_CL XOR VP189G
289G_OP
289G_CL XOR VP289G
389G_OP
389G_CL XOR VP389G
C152_OP
C152_CL XOR VPC152
C189G_OP
C189G_CL XOR VPC189G
C289G_OP
C289G_CL XOR VPC289G
C6189_OP
C6189_CL XOR VPC6189
1189G_OP
1189G_CL XOR VP1189G
VOLT_OFF
VOLT_ON XOR VPVOLT
VP189 152CLREL
VP689 152CLITL
AND NOT
VP989
VP152
VP189G 689REL
AND OR
VP289G 689ITL
NOT
VP389G
152_OP
189G_OP
289G_OP
389G_OP
689_EX1
VP289G
VP389G
AND
289G_CL
389G_CL
689_EX2
en04000554_ansi.vsd
ANSI04000554 V1 EN-US
764
Technical manual
1MRK 505 344-UUS B Section 14
Control
VP152
VP189G AND OR 189REL
VP289G 189ITL
NOT
VP1189G
152_OP
189G_OP
289G_OP
1189G_OP
EXDU_89G
189_EX1
VP189G
VP1189G AND
189G_CL
1189G_CL
EXDU_89G
189_EX2
VP189 189GREL
VP689 AND 189GITL
NOT
189_OP 289GREL
689_OP 289GITL
VP689 NOT
VP989 AND 389GREL
VPC6189 389GITL
NOT
689_OP
989_OP
C6189_OP
VP152 989REL
VP689 AND OR 989ITL
NOT
VP989G
VP189G
VP289G
VP389G
VPC152
VPC6189
VPC189G
VPC289G
989_EX1
689_OP
989_EX2 OR
152_OP
189G_OP AND
289G_OP
989_EX3
en04000555_ansi.vsd
ANSI04000555 V1 EN-US
C6189_OP
989_EX4
OR AND OR
C152_OP
C189G_OP AND
C289G_OP
989_EX5
989G_OP
389G_OP
989_EX6
VP989G
VP389G AND
989G_CL
389G_CL
989_EX7
VP989 989GREL
VPVOLT AND 989GITL
NOT
989_OP
VOLT_OFF
189_OP 189OPTR
189_CL 189CLTR
VP189 VP189TR
en04000556_ansi.vsd
ANSI04000556 V1 EN-US
765
Technical manual
Section 14 1MRK 505 344-UUS B
Control
BH_LINE_B
152_OP
152_CL XOR VP152
289_OP
289_CL XOR VP289
689_OP
689_CL XOR VP689
989G_OP
989G_CL XOR VP989G
989_OP
989_CL XOR VP989
189G_OP
189G_CL XOR VP189G
289G_OP
289G_CL XOR VP289G
389G_OP
389G_CL XOR VP389G
C152_OP
C152_CL XOR VPC152
C189G_OP
C189G_CL XOR VPC189G
C289G_OP
C289G_CL XOR VPC289G
C6289_OP
C6289_CL XOR VPC6289
2189G_OP
2189G_CL XOR VP2189G
VOLT_OFF
VOLT_ON XOR VPVOLT
VP289 152CLREL
VP689 AND 152CLITL
NOT
VP989
VP152
VP189G AND OR 689REL
VP289G 689ITL
VP389G NOT
152_OP
189G_OP
289G_OP
389G_OP
689_EX1
VP289G
VP389G AND
289G_CL
389G_CL
689_EX2
en04000557_ansi.vsd
ANSI04000557 V1 EN-US
766
Technical manual
1MRK 505 344-UUS B Section 14
Control
VP152
VP189G 289REL
VP289G AND OR
NOT 289ITL
VP2189G
152_OP
189G_OP
289G_OP
2189G_OP
EXDU_89G
289_EX1
VP189G
VP2189G AND
189G_CL
2189G_CL
EXDU_89G
289_EX2
VP289 189GREL
VP689 189GITL
AND NOT
289_OP 289GREL
689_OP 289GITL
VP689 NOT
VP989 389GREL
VPC6289 AND
NOT 389GITL
689_OP
989_OP
C6289_OP
VP152 989REL
VP689
AND OR 989ITL
VP989G NOT
VP189G
VP289G
VP389G
VPC152
VPC6289
VPC189G
VPC289G
989_EX1
689_OP
989_EX2
OR
152_OP
189G_OP
AND
289G_OP
989_EX3
en04000558_ansi.vsd
ANSI04000558 V1 EN-US
C6289_OP
989_EX4
OR AND OR
C152_OP
C189G_OP
AND
C289G_OP
989_EX5
989G_OP
389G_OP
989_EX6
VP989G
VP389G AND
989G_CL
389G_CL
989_EX7
VP989 989GREL
VPVOLT AND NOT 989GITL
989_OP
VOLT_OFF
289_OP 289OPTR
289_CL 289CLTR
VP289 VP289TR
en04000559_ansi.vsd
ANSI04000559 V1 EN-US
767
Technical manual
Section 14 1MRK 505 344-UUS B
Control
14.3.8.5 Signals
PID-3593-INPUTSIGNALS v5
768
Technical manual
1MRK 505 344-UUS B Section 14
Control
PID-3593-OUTPUTSIGNALS v5
PID-3594-INPUTSIGNALS v5
769
Technical manual
Section 14 1MRK 505 344-UUS B
Control
770
Technical manual
1MRK 505 344-UUS B Section 14
Control
PID-3594-OUTPUTSIGNALS v5
PID-3501-INPUTSIGNALS v5
771
Technical manual
Section 14 1MRK 505 344-UUS B
Control
PID-3501-OUTPUTSIGNALS v5
14.3.9.1 Identification
GUID-D6D10255-2818-44E4-A44E-DF623161C486 v3
The interlocking for a double busbar double circuit breaker bay including DB_BUS_A (3), DB_BUS_B
(3) and DB_LINE (3) functions are used for a line connected to a double busbar arrangement
according to figure 426.
772
Technical manual
1MRK 505 344-UUS B Section 14
Control
WA1 (A)
WA2 (B)
189 289
189G 489G
289G 589G
6189 6289
389G
DB_LINE
989
989G
en04000518_ansi.vsd
ANSI04000518 V1 EN-US
773
Technical manual
Section 14 1MRK 505 344-UUS B
Control
M15105-1 v4
DB_BUS_A
152_OP
152_CL XOR VP152
6189_OP
6189_CL XOR VP6189
189_OP
189_CL XOR VP189
189G_OP
189G_CL XOR VP189G
289G_OP
289G_CL XOR VP289G
389G_OP
389G_CL XOR VP389G
1189G_OP
1189G_CL XOR VP1189G
VP6189 152CLREL
VP189 AND 152CLITL
NOT
VP152
VP189G AND OR 6189REL
VP289G 6189ITL
NOT
VP389G
152_OP
189G_OP
289G_OP
389G_OP
6189_EX1
VP289G
VP389G AND
289G_CL
389G_CL
6189_EX2
VP152
VP189G AND OR 189REL
VP289G 189ITL
NOT
VP1189G
152_OP
189G_OP
289G_OP
1189G_OP
EXDU_89G
189_EX1
VP189G
VP1189G AND
189G_CL
1189G_CL
EXDU_89G
189_EX2
en04000547_ansi.vsd
ANSI04000547 V1 EN-US
VP6189 189GREL
VP189 AND NOT 189GITL
6189_OP 289GREL
189_OP NOT
289GITL
189_OP 189OPTR
189_CL 189CLTR
VP189 VP189TR
en04000548_ansi.vsd
ANSI04000548 V1 EN-US
774
Technical manual
1MRK 505 344-UUS B Section 14
Control
DB_BUS_B
252_OP
252_CL XOR VP252
6289_OP
6289_CL XOR VP6289
289_OP
289_CL XOR VP289
489G_OP
489G_CL XOR VP489G
589G_OP
589G_CL XOR VP589G
389G_OP
389G_CL XOR VP389G
2189G_OP
2189G_CL XOR VP2189G
VP6289 252CLREL
VP289 AND 252CLITL
NOT
VP252
VP489G AND OR 6289REL
VP589G 6289ITL
NOT
VP389G
252_OP
489G_OP
589G_OP
389G_OP
6289_EX1
VP589G
VP389G AND
589G_CL
389G_CL
6289_EX2
VP252
VP489G AND OR 289REL
VP589G 289ITL
NOT
VP2189G
252_OP
489G_OP
589G_OP
2189G_OP
EXDU_89G
289_EX1
VP489G
VP2189G AND
489G_CL
2189G_CL
EXDU_89G
289_EX2
en04000552_ansi.vsd
ANSI04000552 V1 EN-US
VP6289 489GREL
VP289 AND NOT 489GITL
6289_OP 589GREL
289_OP 589GITL
NOT
289_OP 289OPTR
289_CL 289CLTR
VP289 VP289TR
en04000553_ansi.vsd
ANSI04000553 V1 EN-US
775
Technical manual
Section 14 1MRK 505 344-UUS B
Control
DB_LINE
152_OP
152_CL XOR VP152
252_OP
252_CL XOR VP252
6189_OP
6189_CL XOR VP6189
189G_OP
189G_CL XOR VP189G
289G_OP
289G_CL XOR VP289G
6289_OP
6289_CL XOR VP6289
489G_OP
489G_CL XOR VP489G
589G_OP
589G_CL XOR VP589G
989_OP
989_CL XOR VP989
389G_OP
389G_CL XOR VP389G
989G_OP
989G_CL XOR VP989G
VOLT_OFF
VOLT_ON XOR VPVOLT
VP152
VP252 AND OR 989REL
VP189G 989ITL
NOT
VP289G
VP389G
VP489G
VP589G
VP989G
152_OP
252_OP
189G_OP
289G_OP
389G_OP
489G_OP
589G_OP
989G_OP
989_EX1
AND
en04000549_ansi.vsd
ANSI04000549 V1 EN-US
776
Technical manual
1MRK 505 344-UUS B Section 14
Control
VP152
VP189G AND OR
VP289G
VP389G
VP989G
VP6289
152_OP
189G_OP
289G_OP
389G_OP
989G_OP
6289_OP
989_EX2
VP252
VP6189 AND
VP389G
VP489G
VP589G
VP989G
252_OP
6189_OP
389G_OP
489G_OP
589G_OP
989G_OP
989_EX3
VP389G
VP989G AND
VP6189
VP6289
389G_OP
989G_OP
6189_OP
6289_OP
989_EX4
VP389G
VP989G AND
389G_CL
989G_CL
989_EX5
en04000550_ansi.vsd
ANSI04000550 V1 EN-US
VP6189
VP6289 AND 389GREL
VP989 389GITL
NOT
6189_OP
6289_OP
989_OP
VP989
VPVOLT AND 989GREL
989_OP 989GITL
NOT
VOLT_OFF
en04000551_ansi.vsd
ANSI04000551 V1 EN-US
777
Technical manual
Section 14 1MRK 505 344-UUS B
Control
M13591-3 v6
DB_BUS_A (3)
152_OP 152CLREL
152_CL 152CLITL
189_OP 6189REL
189_CL 6189ITL
6189_OP 189REL
6189_CL 189ITL
189G_OP 189GREL
189G_CL 189GITL
289G_OP 289GREL
289G_CL 289GITL
389G_OP 189OPTR
389G_CL 189CLTR
1189G_OP VP189TR
1189G_CL
EXDU_89G
6189_EX1
6189_EX2
189_EX1
189_EX2
ANSI05000354-2-en.vsd
ANSI05000354 V2 EN-US
DB_LINE (3)
152_OP 989REL
152_CL 989ITL
252_OP 389GREL
252_CL 389GITL
6189_OP 989GREL
6189_CL 989GITL
189G_OP
189G_CL
289G_OP
289G_CL
6289_OP
6289_CL
489G_OP
489G_CL
589G_OP
589G_CL
989_OP
989_CL
389G_OP
389G_CL
989G_OP
989G_CL
VOLT_OFF
VOLT_ON
989_EX1
989_EX2
989_EX3
989_EX4
989_EX5
ANSI05000356-2-en.vsd
ANSI05000356 V2 EN-US
778
Technical manual
1MRK 505 344-UUS B Section 14
Control
M13596-3 v6
DB_BUS_B (3)
252_OP 252CLREL
252_CL 252CLITL
289_OP 6289REL
289_CL 6289ITL
6289_OP 289REL
6289_CL 289ITL
489G_OP 489GREL
489G_CL 489GITL
589G_OP 589GREL
589G_CL 589GITL
389G_OP 289OPTR
389G_CL 289CLTR
2189G_OP VP289TR
2189G_CL
EXDU_89G
6289_EX1
6289_EX2
289_EX1
289_EX2
ANSI05000355-2-en.vsd
ANSI05000355 V2 EN-US
14.3.9.5 Signals
PID-3598-INPUTSIGNALS v5
779
Technical manual
Section 14 1MRK 505 344-UUS B
Control
PID-3598-OUTPUTSIGNALS v5
PID-3601-INPUTSIGNALS v5
780
Technical manual
1MRK 505 344-UUS B Section 14
Control
PID-3601-OUTPUTSIGNALS v5
PID-3508-INPUTSIGNALS v6
781
Technical manual
Section 14 1MRK 505 344-UUS B
Control
PID-3508-OUTPUTSIGNALS v6
14.3.10.1 Identification
GUID-BEA26EA4-F402-4385-9238-1361E862D987 v3
The interlocking for line bay (ABC_LINE, 3) function is used for a line connected to a double busbar
arrangement with a transfer busbar according to figure 430. The function can also be used for a
double busbar arrangement without transfer busbar or a single busbar arrangement with/without
transfer busbar.
782
Technical manual
1MRK 505 344-UUS B Section 14
Control
WA1 (A)
WA2 (B)
WA7 (C)
152
289G
989
989G
en04000478_ansi.vsd
ANSI04000478 V1 EN-US
783
Technical manual
Section 14 1MRK 505 344-UUS B
Control
ABC_LINE (3)
152_OP 152CLREL
152_CL 152CLITL
989_OP 989REL
989_CL 989ITL
189_OP 189REL
189_CL 189ITL
289_OP 289REL
289_CL 289ITL
789_OP 789REL
789_CL 789ITL
189G_OP 189GREL
189G_CL 189GITL
289G_OP 289GREL
289G_CL 289GITL
989G_OP 989GREL
989G_CL 989GITL
1189G_OP 189OPTR
1189G_CL 189CLTR
2189G_OP 289OPTR
2189G_CL 289CLTR
7189G_OP 789OPTR
7189G_CL 789CLTR
BB7_D_OP 1289OPTR
BC_12_CL 1289CLTR
BC_17_OP VP189TR
BC_17_CL VP289TR
BC_27_OP VP789TR
BC_27_CL VP1289TR
VOLT_OFF
VOLT_ON
VP_BB7_D
VP_BC_12
VP_BC_17
VP_BC_27
EXDU_89G
EXDU_BPB
EXDU_BC
989_EX1
989_EX2
189_EX1
189_EX2
189_EX3
289_EX1
289_EX2
289_EX3
789_EX1
789_EX2
789_EX3
789_EX4
ANSI05000357-2-en.vsd
ANSI05000357 V2 EN-US
784
Technical manual
1MRK 505 344-UUS B Section 14
Control
ABC_LINE
152_OP
152_CL XOR VP152
989_OP
989_CL XOR VP989
189_OP 152CLREL
189_CL XOR VP189 AND NOT
152CLITL
289_OP
289_CL XOR VP289
789_OP
789_CL XOR VP789
189G_OP
189G_CL XOR VP189G
289G_OP
289G_CL XOR VP289G
989G_OP
989G_CL XOR VP989G
1189G_OP
1189G_CL XOR VP1189G
2189G_OP
2189G_CL XOR VP2189G
7189G_OP
7189G_CL XOR VP7189G
VOLT_OFF
VOLT_ON XOR VPVOLT
VP152
VP189G AND OR 989REL
VP289G 989ITL
NOT
VP989G
152_OP
189G_OP
289G_OP
989G_OP
989_EX1
VP289G
VP989G AND
289G_CL
989G_CL
989_EX2
en04000527_ansi.vsd
ANSI04000527 V1 EN-US
785
Technical manual
Section 14 1MRK 505 344-UUS B
Control
VP152 189REL
AND OR
VP289
VP189G 189ITL
NOT
VP289G
VP1189G
152_OP
289_OP
189G_OP
289G_OP
1189G_OP
EXDU_89G
189_EX1
VP289 AND
VP_BC_12
289_CL
BC_12_CL
EXDU_BC
189_EX2
VP189G
AND
VP1189G
189G_CL
1189G_CL
EXDU_89G
189EX3
en04000528_ansi.vsd
ANSI04000528 V1 EN-US
786
Technical manual
1MRK 505 344-UUS B Section 14
Control
VP152 289REL
AND OR
VP189
VP189G 289ITL
NOT
VP289G
VP2189G
152_OP
189_OP
189G_OP
289G_OP
2189G_OP
EXDU_89G
289_EX1
VP189 AND
VP_BC_12
QB1_CL
BC_12_CL
EXDU_BC
289_EX2
VP189G
AND
VP2189G
189G_CL
2189G_CL
EXDU_89G
289_EX3
en04000529_ansi.vsd
ANSI04000529 V1 EN-US
787
Technical manual
Section 14 1MRK 505 344-UUS B
Control
VP989G 789REL
AND OR
VP7189G
VP_BB7_D 789ITL
NOT
VP_BC_17
VP_BC_27
989G_OP
7189G_OP
EXDU_89G
BB7_D_OP
EXDU_BPB
BC_17_OP
BC_27_OP
EXDU_BC
789_EX1
VP152
VP189 AND
VP989G
VP989
VP7189G
VP_BB7_D
VP_BC_17
152_CL
189_CL
989G_OP
989_CL
7189G_OP
EXDU_89G
BB7_D_OP
EXDU_BPB
BC_17_CL
EXDU_BC
789_EX2
en04000530_ansi.vsd
ANSI04000530 V1 EN-US
788
Technical manual
1MRK 505 344-UUS B Section 14
Control
VP152
VP289
AND OR
VP989G
VP989
VP7189G
VP_BB7_D
VP_BC_27
152_CL
289_CL
989G_OP
989_CL
7189G_OP
EXDU_89G
BB7_D_OP
EXDU_BPB
BC_27_CL
EXDU_BC
789_EX3
VP989G
VP7189G AND
989G_CL
7189G_CL
EXDU_89G
789_EX4
VP189 189GREL
VP289 189GITL
AND NOT
VP989
289GREL
189_OP
289_OP 289GITL
NOT
989_OP
VP789
VP989 989GREL
AND
VPVOLT 989GITL
789_OP NOT
989_OP
VOLT_OFF
en04000531_ansi.vsd
ANSI04000531 V1 EN-US
789
Technical manual
Section 14 1MRK 505 344-UUS B
Control
189_OP 189OPTR
189_CL 189CLTR
VP189 VP189TR
289_OP 289OPTR
289_CL 289CLTR
VP289 VP289TR
789_OP 789OPTR
789_CL 789CLTR
VP789 VP789TR
189_OP 1289OPTR
289_OP OR 1289CLTR
VP189 NOT
VP1289TR
VP289 AND
en04000532_ansi.vsd
ANSI04000532 V1 EN-US
14.3.10.5 Signals
PID-3509-INPUTSIGNALS v5
790
Technical manual
1MRK 505 344-UUS B Section 14
Control
PID-3509-OUTPUTSIGNALS v5
791
Technical manual
Section 14 1MRK 505 344-UUS B
Control
14.3.11.1 Identification
GUID-AD839CAA-531B-43BC-B508-39AED3D0A97D v3
The interlocking for transformer bay (AB_TRAFO, 3) function is used for a transformer bay
connected to a double busbar arrangement according to figure 432. The function is used when
there is no disconnector between circuit breaker and transformer. Otherwise, the interlocking for
792
Technical manual
1MRK 505 344-UUS B Section 14
Control
line bay (ABC_LINE, 3) function can be used. This function can also be used in single busbar
arrangements.
WA1 (A)
WA2 (B)
189 289
189G
152 AB_TRAFO
289G
389G
389 489
en04000515_ansi.vsd
ANSI04000515 V1 EN-US
793
Technical manual
Section 14 1MRK 505 344-UUS B
Control
AB_TRAFO (3)
152_OP 152CLREL
152_CL 152CLITL
189_OP 189REL
189_CL 189ITL
289_OP 289REL
289_CL 289ITL
189G_OP 189GREL
189G_CL 189GITL
289G_OP 289GREL
289G_CL 289GITL
389_OP 189OPTR
389_CL 189CLTR
489_OP 289OPTR
489_CL 289CLTR
389G_OP 1289OPTR
389G_CL 1289CLTR
1189G_OP VP189TR
1189G_CL VP289TR
2189G_OP VP1289TR
2189G_CL
BC_12_CL
VP_BC_12
EXDU_89G
EXDU_BC
152_EX1
152_EX2
152_EX3
189_EX1
189_EX2
189_EX3
289_EX1
289_EX2
289_EX3
ANSI05000358-2-en.vsd
ANSI05000358 V2 EN-US
794
Technical manual
1MRK 505 344-UUS B Section 14
Control
AB_TRAFO
152_OP
152_CL XOR VP152
189_OP
189_CL XOR VP189
289_OP
289_CL XOR VP289
189G_OP
189G_CL XOR VP189G
289G_OP
289G_CL XOR VP289G
389_OP
389_CL XOR VP389
489_OP
489_CL XOR VP489
389G_OP
389G_CL XOR VP389G
1189G_OP
1189G_CL XOR VP1189G
2189G_OP
2189G_CL XOR VP2189G
VP189 152CLREL
VP289 AND 152CLITL
VP189G NOT
VP289G
VP389
VP489
VP389G
152_EX2
389G_OP
152_EX3 OR
189G_CL
289G_CL AND
389G_CL
152_EX1
en04000538_ansi.vsd
ANSI04000538 V1 EN-US
VP152
VP289 AND OR 189REL
VP189G
189ITL
VP289G NOT
VP389G
VP1189G
152_OP
289_OP
189G_OP
289G_OP
389G_OP
1189G_OP
EXDU_89G
189_EX1
VP289
VP389G AND
VP_BC_12
289_CL
389G_OP
BC_12_CL
EXDU_BC
189_EX2
VP189G
VP289G AND
VP389G
VP1189G
189G_CL
289G_CL
389G_CL
1189G_CL
EXDU_89G
189_EX3
en04000539_ansi.vsd
ANSI04000539 V1 EN-US
795
Technical manual
Section 14 1MRK 505 344-UUS B
Control
VP152
VP189 252REL
AND OR
VP189G 252ITL
VP289G NOT
VP389G
VP2189G
152_OP
189_OP
189G_OP
289G_OP
389G_OP
2189G_OP
EXDU_89G
289_EX1
VP189
VP389G
AND
VP_BC_12
189_CL
389G_OP
BC_12_CL
EXDU_BC
289_EX2
VP189G
VP289G
AND
VP389G
VP2189G
189G_CL
289G_CL
389G_CL
2189G_CL
EXDU_89G
289_EX3
en04000540_ansi.vsd
ANSI04000540 V1 EN-US
VP189 189GREL
VP289 AND 189GITL
NOT
VP389 289GREL
VP489
189_OP 289GITL
NOT
289_OP
389_OP
489_OP
189_OP 189OPTR
189_CL 189CLTR
VP189 VP189TR
289_OP 289OPTR
289_CL 289CLTR
VP289 VP289TR
189_OP 1289OPTR
289_OP OR 1289CLTR
NOT
VP189 VP1289TR
VP289 AND
en04000541_ansi.vsd
ANSI04000541 V1 EN-US
14.3.11.5 Signals
PID-3510-INPUTSIGNALS v5
796
Technical manual
1MRK 505 344-UUS B Section 14
Control
PID-3510-OUTPUTSIGNALS v5
797
Technical manual
Section 14 1MRK 505 344-UUS B
Control
14.3.12.1 Identification
GUID-3C4B9379-C861-406C-9295-0309014D548E v2
Position evaluation (POS_EVAL) function converts the input position data signal POSITION,
consisting of value, time and signal status, to binary signals OPENPOS or CLOSEPOS.
The output signals are used by other functions in the interlocking scheme.
POS_EVAL
POSITION OPENPOS
CLOSEPOS
IEC09000079_1_en.vsd
IEC09000079 V1 EN-US
798
Technical manual
1MRK 505 344-UUS B Section 14
Control
POS_EVAL
Position including quality POSITION OPENPOS
Open/close position of
CLOSEPOS switch device
IEC08000469-1-en.vsd
IEC08000469-1-EN V1 EN-US
Only the value, open/close, and status is used in this function. Time information is not used.
14.3.12.5 Signals
PID-3555-INPUTSIGNALS v4
PID-3555-OUTPUTSIGNALS v4
The apparatus control functions are used for control and supervision of circuit breakers,
disconnectors and grounding switches within a bay. Permission to trip is given after evaluation of
conditions from other functions such as interlocking, synchronism check, operator place selection
and external or internal blockings.
799
Technical manual
Section 14 1MRK 505 344-UUS B
Control
Normal security means that only the command is evaluated and the resulting position is not
supervised. Enhanced security means that the command is evaluated with an additional
supervision of the status value of the control object. The command sequence with enhanced
security is always terminated by a CommandTermination service primitive and an AddCause
telling if the command was successful or if something went wrong.
Control operation can be performed from the local HMI with authority control if so defined.
A bay can handle, for example a power line, a transformer, a reactor, or a capacitor bank. The
different primary apparatuses within the bay can be controlled via the apparatus control functions
directly by the operator or indirectly by automatic sequences.
Because a primary apparatus can be allocated to many functions within a Substation Automation
system, the object-oriented approach with a function block that handles the interaction and
status of each process object ensures consistency in the process information used by higher-level
control functions.
Primary apparatuses such as breakers and disconnectors are controlled and supervised by one
function block (SCSWI) each. Because the number and type of signals used for the control of a
breaker respectively a disconnector are almost the same, the same function block type is used to
handle these two types of apparatuses.
The SCSWI function block is connected either to an SXCBR function block (for circuit breakers) or
to an SXSWI function block (for disconnectors and grounding switches). The physical process in
the switchyard is connected to these two function blocks via binary inputs and outputs.
Four types of function blocks are available to cover most of the control and supervision within the
bay. These function blocks are interconnected to form a control function reflecting the switchyard
configuration. The total number used depends on the switchyard configuration. These four types
are:
800
Technical manual
1MRK 505 344-UUS B Section 14
Control
The functions Local Remote (LOCREM) and Local Remote Control (LOCREMCTRL), to handle the
local/remote switch, and the functions Bay reserve (QCRSV) and Reservation input (RESIN), for the
reservation function, also belong to the apparatus control function. The principles of operation,
function blocks, input and output signals and setting parameters for all these functions are
described below.
Depending on the error that occurs during the command sequence the error signal will be set with
a value. Table 485 describes the cause values given on local HMI. The translation to AddCause
values specified in IEC 61850-8-1 is shown in Table 486. For IEC 61850-8-1 edition 2 only addcauses
defined in the standard are used, for edition 1 also a number of vendor specific causes are used.
The values are available in the command response to commands from IE C61850-8-1 clients. An
output L_CAUSE on the function block for Switch controller (SCSWI), Circuit breaker (SXCBR) and
Circuit switch (SXSWI) indicates the value of the cause during the latest command if the function
specific command evaluation has been started. The causes that are not always reflected on the
output L_CAUSE, with description of the typical reason are listed in table 487.
801
Technical manual
Section 14 1MRK 505 344-UUS B
Control
802
Technical manual
1MRK 505 344-UUS B Section 14
Control
Table 486: Translation of cause values for IEC 61850 edition 2 and edition 1
Internal Cause AddCause in IEC 61850-8-1 Name
Number
Ed 2 Ed 1
0 25 0 None
1 1 1 Not-supported
2 2 2 Blocked-by-switching-hierarchy
3 3 3 Select-failed
4 4 4 Invalid-position
5 5 5 Position-reached
6 6 6 Parameter-change-in-execution
7 7 7 Step-limit
8 8 8 Blocked-by-Mode
9 9 9 Blocked-by-process
10 10 10 Blocked-by-interlocking
11 11 11 Blocked-by-synchrocheck
12 12 12 Command-already-in-execution
13 13 13 Blocked-by-health
14 14 14 1-of-n-control
15 15 1 Abortion-by-cancel
16 16 16 Time-limit-over
17 17 17 Abortion-by-trip
18 18 18 Object-not-selected
19 19 3 Object-already-selected
20 20 3 No-access-authority
24 24 -23 Blocked-by-command
26 26 6 Inconsistent-parameters
27 27 12 Locked-by-other-client
-22 0 -22 Wrong-Ctl-model
-23 24 -23 Blocked-by-command
-24 9 -24 Blocked-for-open-cmd
-25 9 -25 Blocked-for-close-cmd
-30 16 -30 Long-operation-time
-31 16 -31 Switch-not-start-moving
-32 4 -32 Persistent-intermediate-state
-33 22 -33 Switch-returned-to-init-pos
-34 4 -34 Switch-in-bad-state
-35 22 -35 Not-expected-final-position
803
Technical manual
Section 14 1MRK 505 344-UUS B
Control
The Bay control QCBAY function is used together with Local remote and local remote control
functions to handle the selection of the operator place per bay. QCBAY also provides blocking
functions that can be distributed to different apparatuses within the bay.
QCBAY
LR_OFF PSTO
LR_LOC UPD_BLKD
LR_REM CMD_BLKD
LR_VALID LOC
BL_UPD STA
BL_CMD REM
IEC10000048-2-en.vsd
IEC10000048 V2 EN-US
804
Technical manual
1MRK 505 344-UUS B Section 14
Control
14.4.4.3 Signals
PID-4086-INPUTSIGNALS v5
PID-4086-OUTPUTSIGNALS v5
14.4.4.4 Settings
PID-4086-SETTINGS v5
805
Technical manual
Section 14 1MRK 505 344-UUS B
Control
When the local panel switch (or LHMI selection, depending on the set source to select this) is in Off
position, all commands from remote and local level will be ignored. If the position for the local/
remote switch is not valid the PSTO output will always be set to faulty state (3), which means no
possibility to operate.
To adapt the signals from the local HMI or from an external local/remote switch, the function
blocks LOCREM and LOCREMCTRL are needed and connected to QCBAY.
If the parameter AllPSTOValid is set and LR-switch position is in Local or Remote state, the PSTO
value is set to 5 (all), that is, it is permitted to operate from both local and remote level without
any priority. When the external panel switch is in Off position the PSTO value shows the actual
state of the switch that is, 0. In this case it is not possible to control anything
If the parameter RemoteIncStation is set and the LR-switch position is in Remote state, the PSTO
value is set to 2 (Station or Remote), that is, it is permitted to operate from both station and
remote level without any priority.
Table 491: PSTO values for different Local panel switch positions
Local panel PSTO AllPSTOValid RemoteInc LocSta.CtlV Possible
switch value (setting Station al locations that
positions parameter) (setting (command) shall be able
parameter) to operate
0 = Off 0 - - - Not possible
to operate
1 = Local 1 Priority - - Local Panel
1 = Local 5 No priority - - Local or
Remote level
without any
priority
2 = Remote 6 Priority No TRUE Station level
2 = Remote 7 Priority No FALSE Remote level
2 = Remote 2 Priority Yes - Station or
Remote level
2 = Remote 5 No priority - - Local,
Station or
Remote level
without any
priority
3 = Faulty 3 - - - Not possible
to operate
806
Technical manual
1MRK 505 344-UUS B Section 14
Control
Blockings M13446-50 v4
The blocking states for position indications and commands are intended to provide the possibility
for the user to make common blockings for the functions configured within a complete bay.
The blocking facilities provided by the bay control function are the following:
• Blocking of position indications, BL_UPD. This input will block all inputs related to apparatus
positions for all configured functions within the bay.
• Blocking of commands, BL_CMD. This input will block all commands for all configured
functions within the bay.
• Blocking of function, BLOCK. If the BLOCK signal is set, it means that the function is active,
but no outputs are generated, no reporting, control commands are rejected and functional
and configuration data is visible.
The switching of the Local/Remote switch requires at least system operator level. The password
will be requested at an attempt to operate if authority levels have been defined in the IED.
Otherwise the default authority level, SuperUser, can handle the control without LogOn. The users
and passwords are defined with the IED Users tool in PCM600.
M17086-3 v8
The signals from the local HMI or from an external local/remote switch are connected via the
function blocks LOCREM and LOCREMCTRL to the Bay control QCBAY function block. The
parameter ControlMode in function block LOCREM is set to choose if the switch signals are
coming from the local HMI or from an external hardware switch connected via binary inputs.
LOCREM
CTRLOFF OFF
LOCCTRL LOCAL
REMCTRL REMOTE
LHMICTRL VALID
IEC05000360-2-en.vsd
IEC05000360 V2 EN-US
LOCREMCTRL
PSTO1 HMICTR1
PSTO2 HMICTR2
PSTO3 HMICTR3
PSTO4 HMICTR4
PSTO5 HMICTR5
PSTO6 HMICTR6
PSTO7 HMICTR7
PSTO8 HMICTR8
PSTO9 HMICTR9
PSTO10 HMICTR10
PSTO11 HMICTR11
PSTO12 HMICTR12
IEC05000361-2-en.vsd
IEC05000361 V2 EN-US
807
Technical manual
Section 14 1MRK 505 344-UUS B
Control
14.4.5.2 Signals
PID-3944-INPUTSIGNALS v4
PID-3944-OUTPUTSIGNALS v4
PID-3943-INPUTSIGNALS v4
PID-3943-OUTPUTSIGNALS v4
808
Technical manual
1MRK 505 344-UUS B Section 14
Control
14.4.5.3 Settings
PID-3944-SETTINGS v4
PID-3943-SETTINGS v1
The function block Local remote (LOCREM) handles the signals coming from the local/remote
switch. The connections are seen in Figure 438, where the inputs on function block LOCREM are
connected to binary inputs if an external switch is used. When the local HMI is used, the inputs are
not used. The switching between external and local HMI source is done through the parameter
ControlMode. The outputs from the LOCREM function block control the output PSTO (Permitted
Source To Operate) on Bay control (QCBAY).
809
Technical manual
Section 14 1MRK 505 344-UUS B
Control
LOCREM QCBAY
CTRLOFF OFF LR_ OFF PSTO
LOCCTRL LOCAL LR_ LOC UPD_ BLKD
REMCTRL REMOTE LR_ REM CMD_ BLKD
LHMICTRL VALID LR_ VALID LOC
BL_ UPD STA
BL_ CMD REM
LOCREM QCBAY
CTRLOFF OFF LR_ OFF PSTO
LOCCTRL LOCAL LR_ LOC UPD_ BLKD
REMCTRL REMOTE LR_ REM CMD_ BLKD
LHMICTRL VALID LR_ VALID LOC
BL_ UPD STA
BL_ CMD REM
LOCREMCTRL
PSTO1 HMICTR1
PSTO2 HMICTR2
PSTO3 HMICTR3
PSTO4 HMICTR4
PSTO5 HMICTR5
PSTO6 HMICTR6
PSTO7 HMICTR7
PSTO8 HMICTR8
PSTO9 HMICTR9
PSTO 10 HMICTR 10
PSTO 11 HMICTR 11
PSTO 12 HMICTR 12
IEC10000052-1-en.vsd
IEC10000052 V2 EN-US
Figure 438: Configuration for the local/remote handling for a local HMI with two bays and
two screen pages
If the IED contains control functions for several bays, the local/remote position can be different
for the included bays. When the local HMI is used the position of the local/remote switch can be
different depending on which single line diagram screen page that is presented on the local HMI.
The function block Local remote control (LOCREMCTRL) controls the presentation of the LEDs for
the local/remote position to applicable bay and screen page.
The switching of the local/remote switch requires at least system operator level. The password
will be requested at an attempt to operate if authority levels have been defined in the IED.
Otherwise the default authority level, SuperUser, can handle the control without LogOn. The users
and passwords are defined with the IED Users tool in PCM600.
The Switch controller (SCSWI) initializes and supervises all functions to properly select and
operate switching primary apparatuses. The Switch controller may handle and operate on one
three-phase device or up to three one-phase devices.
810
Technical manual
1MRK 505 344-UUS B Section 14
Control
SCSWI
BLOCK EXE_OP
PSTO EXE_CL
L_SEL SEL_OP
L_OPEN SEL_CL
L_CLOSE SELECTED
AU_OPEN RES_RQ
AU_CLOSE START_SY
BL_CMD CANC_SY
RES_GRT POSITION
RES_EXT OPENP OS
SY_INPRO CLOSEPOS
SYNC_OK POLEDISC
EN_OPEN CMD_BLK
EN_CLOSE L_CAUSE
XPOSL1* POS_INTR
XPOSL2* XEXINF
XPOSL3*
IEC05000337-6-en.vsdx
IEC05000337 V6 EN-US
14.4.6.3 Signals
PID-6500-INPUTSIGNALS v3
811
Technical manual
Section 14 1MRK 505 344-UUS B
Control
PID-6500-OUTPUTSIGNALS v3
GUID-7DABB496-EABE-48A4-8078-7ED5D6D4FE14 v2
AU_OPEN and AU_CLOSE are used to issue automated commands as e.g. for load
shedding for opening respectively closing to the SCSWI function. They work
without regard to how the operator place selector, PSTO, is set. In order to have
effect on the outputs EXE_OP and EXE_CL, the corresponding enable input,
EN_OPEN respectively EN_CLOSE must be set, and that no interlocking is active.
L_SEL, L_OPEN and L_CLOSE are used for local command sequence connected to
binary inputs. In order to have effect, the operator place selector, PSTO, must be
set to local or to remote with no priority. If the control model used is Select before
operate, Also the corresponding enable input must be set, and no interlocking is
active. The L_SEL input must be set before L_OPEN or L_CLOSE is operated, if the
control model is Select before operate.
If one multi-phase XCBR/XSWI or two single-phase XCBR/XSWI are used for a two-
or three-phase system, two or more of the inputs XPOSL1, XPOSL2 and XPOSL3 are
connected to the same source.
812
Technical manual
1MRK 505 344-UUS B Section 14
Control
14.4.6.4 Settings
PID-6500-SETTINGS v3
813
Technical manual
Section 14 1MRK 505 344-UUS B
Control
Reservation SXCBR /
Client SCSWI
logic SXSWI
select
selectAck/AddCause = 0
RES_RQ = TRUE
tReservation
Response
tSelect
RES_GRT = TRUE
SELECTED = TRUE
requestedPosition = 10
opRcvd = TRUE
EXE_CL
RES_RQ = FALSE
RES_GRT = FALSE
SELECTED = FALSE
IEC15000416-1-EN.vsdx
IEC15000416 V1 EN-US
Figure 440: Example of command sequence for a successful close command when the control
model SBO with enhanced security is used
requestedPosition = 10
opRcvd = TRUE
RES_RQ
tReservation
Response
RES_GRT = TRUE
EXE_CL
operateAck/AddCause = 0 operateAck/AddCause = 0
RES_RQ = FALSE
RES_GRT = FALSE
IEC15000417-1-en.vsdx
IEC15000417 V1 EN-US
Figure 441: Example of command sequence for a successful close command when the control
model direct with normal security is used
Normal security means that only the command is evaluated and the resulting position is not
supervised. Enhanced security means that the command sequence is supervised in three steps,
the selection, command evaluation and the supervision of position. Each step ends up with a
pulsed signal to indicate that the respective step in the command sequence is finished. If an error
814
Technical manual
1MRK 505 344-UUS B Section 14
Control
occurs in one of the steps in the command sequence, the sequence is terminated. The last error
(L_CAUSE) can be read from the function block and used for example at commissioning.
There is no relation between the command direction and the actual position. For
example, if the switch is in close position it is possible to execute a close
command.
In the case when there are three one-phase switches connected to the switch control function, the
switch control will "merge" the position of the three switches to the resulting three-phase
position. In the case when the position differ between the one-phase switches, following
principles will be applied:
The time stamp of the output three-phase position from switch control will have the time stamp
of the last changed phase when it reaches the end position. When it goes to intermediate position
or bad state, it will get the time stamp of the first changed phase.
In addition, there is also the possibility that one of the one-phase switches will change position at
any time due to a trip. Such situation is here called pole discrepancy and is supervised by this
function. In case of a pole discrepancy situation, that is, the positions of the one-phase switches
are not equal positions for a time longer than the setting tPoleDiscord, an error signal POLEDISC
will be set.
In the supervision phase, the switch controller function evaluates the "cause" values from the
switch modules Circuit breaker (SXCBR)/ Circuit switch (SXSWI). At error the "cause" value with
highest priority is shown.
815
Technical manual
Section 14 1MRK 505 344-UUS B
Control
The different block conditions will only affect the operation of this function, that is,
no blocking signals will be "forwarded" to other functions. The above blocking
outputs are stored in a non-volatile memory.
When there is no positive confirmation from the synchronism-check function, SCSWI will send a
start signal START_SY to the synchronizing function, which will send the closing command to
SXCBR when the synchronizing conditions are fulfilled, see Figure 442. If no synchronizing function
is included, the timer for supervision of the "synchronizing in progress signal" is set to 0, which
means no start of the synchronizing function. SCSWI will then set the attribute "blocked-by-
synchronism-check" in the "cause" signal. See also the time diagram in Figure 446.
816
Technical manual
1MRK 505 344-UUS B Section 14
Control
SCSWI SXCBR
EXE_CL
OR CLOSE
SYNC_OK
START_SY
SY_INPRO
SESRSYN
CLOSECMD
Synchro Synchronizing
check function
ANSI09000209-1-en.vsd
ANSI09000209 V1 EN-US
Figure 442: Example of interaction between SCSWI, SESRSYN (25) (synchronism check and
synchronizing function) and SXCBR function
The timer tSelect is used for supervising the time between the select and the execute command
signal, that is, the time the operator has to perform the command execution after the selection of
the object to operate.
select
execute command
tSelect
timer t1 t1>tSelect, then long-
operation-time in 'cause'
is set
en05000092.vsd
IEC05000092 V1 EN-US
The Long-operation-time cause is only given on the output L_CAUSE. It is not sent
on protocols since the selection has already received a positive response, and no
operation has been issued. If an operation is issued after the time out, the negative
response is Object-not-selected.
The parameter tResResponse is used to set the maximum allowed time to make the reservation,
that is, the time between reservation request and the feedback reservation granted from all bays
involved in the reservation function.
817
Technical manual
Section 14 1MRK 505 344-UUS B
Control
select
execute command
phase A open
close
phase B open
close
phase C open
close
command termination
phase A
command termination
phase B
command termination
phase C
command termination *
close
The parameter tSynchronizing is used to define the maximum allowed time between the start
signal for synchronizing and the confirmation that synchronizing is in progress.
818
Technical manual
1MRK 505 344-UUS B Section 14
Control
execute command
SYNC_OK
tSynchrocheck
t1
START_SY
SY_INPRO
tSynchronizing
t2>tSynchronizing, then
t2 blocked-by-synchronism
check in 'cause' is set
en05000095_ansi.vsd
ANSI05000095 V1 EN-US
The purpose of Circuit breaker (SXCBR) is to provide the actual status of positions and to perform
the control operations, that is, pass all the commands to primary apparatuses in the form of
circuit breakers via binary output boards and to supervise the switching operation and position.
SXCBR
BLOCK XPOS
LR_SWI EXE_OP
OPEN EXE_CL
CLOSE SUBSTED
BL_OPEN OP_BLKD
BL_CLOSE CL_BLKD
BL_UPD UPD_BLKD
POSOP EN POSITION
POSCLOSE OPENP OS
CBOPCAP CLOSEPOS
TR_OPEN TR_POS
TR_CLOSE CNT_VAL
RS_CNT L_CAUSE
EEH_WARN EEHEALTH
EEH_ALM CBOPCAP
XIN
IEC05000338-6-en.vsdx
IEC05000338 V6 EN-US
819
Technical manual
Section 14 1MRK 505 344-UUS B
Control
14.4.7.3 Signals
PID-6799-INPUTSIGNALS v3
PID-6799-OUTPUTSIGNALS v3
820
Technical manual
1MRK 505 344-UUS B Section 14
Control
14.4.7.4 Settings
PID-6799-SETTINGS v3
SXCBR has an operation counter for closing and opening commands. The counter value can be
read remotely from the operator place. The value is reset from local HMI, a binary input or remotely
from the operator place by configuring a signal from the Single Point Generic Control 8 signals
(SPC8GAPC) for example. The health of the external equipment, the switch, can be monitored
according to IEC61850-8-1. The operation counter functionality and the external equipment health
supervision are independent sub-functions of the circuit breaker function.
821
Technical manual
Section 14 1MRK 505 344-UUS B
Control
Local= Operation at
UE switch yard level
TR
en05000096.vsd
IEC05000096 V1 EN-US
• Block/deblock for open command. It is used to block operation for open command.
• Block/deblock for close command. It is used to block operation for close command.
• Update block/deblock of positions. It is used to block the updating of position values. Other
signals related to the position will be reset.
• Blocking of function, BLOCK. If BLOCK signal is set, it means that the function is active, but no
outputs are generated, no reporting, control commands are rejected and functional and
configuration data is visible.
Substitution M13487-22 v4
The substitution part in SXCBR is used for manual set of the position and quality of the switch.
The typical use of substitution is that an operator enters a manual value because that the real
process value is erroneous for some reason. SXCBR will then use the manually entered value
instead of the value for positions determined by the process.
When the position of the SXCBR is substituted, its IEC61850-8-1 data object is
marked as “substituted", in addition to the substituted quality, but the position
quality of the connected SCSWI is not dependent on the substitution indication in
the quality, so it does not show that it is derived from a substituted value.
822
Technical manual
1MRK 505 344-UUS B Section 14
Control
OPENPOS
CLOSEPOS
en05000097.vsd
IEC05000097 V1 EN-US
OPENPOS
CLOSEPOS
AdaptivePulse=FALSE
EXE_CL
tClosePulse
AdaptivePulse=TRUE
EXE_CL
tClosePulse
en05000098.vsd
IEC05000098 V1 EN-US
823
Technical manual
Section 14 1MRK 505 344-UUS B
Control
• the new expected final position is reached and the configuration parameter AdaptivePulse is
set to true
• the timer tOpenPulse or tClosePulse has elapsed
• an error occurs due to the switch does not start moving, that is, tStartMove has elapsed.
If the breaker reaches the final position before the execution pulse time has
elapsed, and AdaptivePulse is not true, the function waits for the end of the
execution pulse before telling the activating function that the command is
completed.
There is one exception from the first item above. If the primary device is in open position and an
open command is executed or if the primary device is in closed position and a close command is
executed. In these cases, with the additional condition that the configuration parameter
AdaptivePulse is true, the execute output pulse is always activated and resets when tStartMove
has elapsed. If the configuration parameter AdaptivePulse is set to false the execution output
remains active until the pulse duration timer has elapsed.
If the start position indicates bad state (OPENPOS=1 and CLOSEPOS =1) when a
command is executed the execute output pulse resets only when timer tOpenPulse
or tClosePulse has elapsed.
An example of when a primary device is open and an open command is executed is shown in
Figure 451 .
OPENPOS
CLOSEPOS
EXE_OP AdaptivePulse=FALSE
tOpenPulse
EXE_OP AdaptivePulse=TRUE
tOpenPulse
tStartMove timer
en05000099.vsd
IEC05000099 V1 EN-US
824
Technical manual
1MRK 505 344-UUS B Section 14
Control
The purpose of Circuit switch (SXSWI) function is to provide the actual status of positions and to
perform the control operations, that is, pass all the commands to primary apparatuses in the form
of disconnectors or grounding switches via binary output boards and to supervise the switching
operation and position.
SXSWI
BLOCK XPOS
LR_SWI EXE_OP
OPEN EXE_CL
CLOSE SUBSTED
BL_OPEN OP_BLKD
BL_CLOSE CL_BLKD
BL_UPD UPD_BLKD
POSOP EN POSITION
POSCLOSE OPENP OS
SWOPCAP CLOSEPOS
RS_CNT CNT_VAL
EEH_WARN L_CAUSE
EEH_ALM EEHEALTH
XIN SWOPCAP
IEC05000339-5-en.vsdx
IEC05000339 V5 EN-US
14.4.8.3 Signals
PID-6800-INPUTSIGNALS v4
825
Technical manual
Section 14 1MRK 505 344-UUS B
Control
PID-6800-OUTPUTSIGNALS v4
14.4.8.4 Settings
PID-6800-SETTINGS v4
826
Technical manual
1MRK 505 344-UUS B Section 14
Control
time supervision conditions. Only if all conditions indicate a switch operation to be allowed, SXSWI
performs the execution command. In case of erroneous conditions, the function indicates an
appropriate "cause" value, see Table 485.
SXSWI has an operation counter for closing and opening commands. The counter value can be
read remotely from the operator place. The value is reset from a binary input or remotely from the
operator place by configuring a signal from the Single Point Generic Control 8 signals (SPC8GAPC),
for example.
Also, the health of the external equipment, the switch, can be monitored according to
IEC61850-8-1.
Local= Operation at
UE switch yard level
TR
en05000096.vsd
IEC05000096 V1 EN-US
• Block/deblock for open command. It is used to block operation for open command.
• Block/deblock for close command. It is used to block operation for close command.
• Update block/deblock of positions. It is used to block the updating of position values. Other
signals related to the position will be reset.
• Blocking of function, BLOCK. If BLOCK signal is set, it means that the function is active, but no
outputs are generated, no reporting, control commands are rejected and functional and
configuration data is visible.
Substitution M16494-21 v6
The substitution part in SXSWI is used for manual set of the position and quality of the switch. The
typical use of substitution is that an operator enters a manual value because the real process value
is erroneous of some reason. SXSWI will then use the manually entered value instead of the value
for positions determined by the process.
827
Technical manual
Section 14 1MRK 505 344-UUS B
Control
When the position of the SXSWI is substituted, its IEC61850-8-1 data object is
marked as “substituted", in addition to the substituted quality, but the position
quality of the connected SCSWI is not dependent on the substitution indication in
the quality, so it does not show that it is derived from a substituted value.
OPENPOS
CLOSEPOS
en05000097.vsd
IEC05000097 V1 EN-US
828
Technical manual
1MRK 505 344-UUS B Section 14
Control
OPENPOS
CLOSEPOS
AdaptivePulse=FALSE
EXE_CL
tClosePulse
AdaptivePulse=TRUE
EXE_CL
tClosePulse
en05000098.vsd
IEC05000098 V1 EN-US
• the new expected final position is reached and the configuration parameter AdaptivePulse is
set to true
• the timer tOpenPulse or tClosePulse has elapsed
• an error occurs due to the switch does not start moving, that is, tStartMove has elapsed.
If the controlled primary device reaches the final position before the execution
pulse time has elapsed, and AdaptivePulse is not true, the function waits for the
end of the execution pulse before telling the activating function that the command
is completed.
There is one exception from the first item above. If the primary device is in open position and an
open command is executed or if the primary device is in close position and a close command is
executed. In these cases, with the additional condition that the configuration parameter
AdaptivePulse is true, the execute output pulse is always activated and resets when tStartMove
has elapsed. If the configuration parameter AdaptivePulse is set to false the execution output
remains active until the pulse duration timer has elapsed.
If the start position indicates bad state (OPENPOS=1 and CLOSEPOS =1) when a
command is executed the execute output pulse resets only when timer tOpenPulse
or tClosePulse has elapsed.
An example when a primary device is open and an open command is executed is shown in
Figure 456.
829
Technical manual
Section 14 1MRK 505 344-UUS B
Control
OPENPOS
CLOSEPOS
EXE_OP AdaptivePulse=FALSE
tOpenPulse
EXE_OP AdaptivePulse=TRUE
tOpenPulse
tStartMove timer
en05000099.vsd
IEC05000099 V1 EN-US
14.4.9 Proxy for signals from switching device via GOOSE XLNPROXY
The proxy for signals from switching device via GOOSE (XLNPROXY) gives an internal
representation of the position status and control response for a switch modelled in a breaker IED.
This representation is identical to that of an SXCBR or SXSWI function.
XLNPROXY
BEH* XPOS
BEH_VALID* SELECTED
LOC* OP_BLKD
LOC_VALID* CL_BLKD
BLKOPN* OPENPOS
BLKOPN_V* CLOSEPOS
BLKCLS* CNT_VAL
BLKCLS_V* L_CAUSE
POSVAL* EEHEALTH
POSVAL_V* OPCAP
OPCNT*
OP_CNT_V*
BLK
BLK_VAL
STSELD
STSELD_V
OPRCVD
OPRCVD_V
OPOK
OPOK_VAL
EEHEALTH
EEH_VAL
OPCAP
OPCAP_V
COMMVALID
XIN
IEC16000043-1-en.vsdx
IEC16000043 V1 EN-US
830
Technical manual
1MRK 505 344-UUS B Section 14
Control
14.4.9.3 Signals
PID-6712-INPUTSIGNALS v3
PID-6712-OUTPUTSIGNALS v3
831
Technical manual
Section 14 1MRK 505 344-UUS B
Control
14.4.9.4 Settings
PID-6712-SETTINGS v3
GUID-A4CCC681-D4D8-4534-905D-1D8AD40E923B v1
The default values of the inputs BEH, OPCNT, EEHEALTH and OPCAP are set to -1 to
denote that they are not connected.
The proxy for signals from switching device via GOOSE (XLNPROXY) is intended to be used when
the switch (XCBR/XSWI) is modelled and controlled in a breaker IED or similar unit on the process
bus. XLNPROXY packages the signals from the GOOSE receive function, normally GOOSEXLNRCV,
into the same format as used from SXCBR and SXSWI to SCSWI. It makes a similar evaluation of
the command response as SXCBR and SXSWI when a command is issued from the connected
SCSWI.
XLNPROXY has two outputs for position indication: OPENPOS and CLOSEPOS. Position is a double
point indication and the OPENPOS and CLOSEPOS are binary outputs intended to be used for
condition logics to protection and control functions
Normally, the position outputs, OPENPOS and CLOSEPOS, follow the value of the input POSVAL.
However, if the POSVAL_V input is FALSE, the communication is lost (COMMVALID = FALSE), or the
quality of the position received is bad, the OPENPOS and CLOSEPOS are both set to FALSE.
832
Technical manual
1MRK 505 344-UUS B Section 14
Control
The command evaluation is triggered through the group input XIN that is connected to the SCSWI
function controlling the switch.
If an operation is initiated by the SCSWI, the XLNPROXY function checks if the switch is blocked
for the operation direction and that the position moves to the desired position within the two
time limits tStartMove and tIntermediate. The default values for tStartMove and tIntermediate are
for a breaker. The typical values for a disconnector are:
• tStartMove = 3s
• tIntermediate = 15s
In most cases, tStartMove and tIntermediate can be set to the same values as in
the source XCBR or XSWI function. However, if the time limits are set very close to
the actual movement times of the apparatus, compensation may be needed for the
communication delays and differences in cycle time of the XLNPROXY function and
the source function. The compensation should be in the range of 0 - 5ms.
When the switch has started moving, it issues a response to the SCSWI function that the operation
has started. If it does not start moving within tStartMove, the command is deemed as failed, and a
cause is raised on the L_CAUSE output and sent to the SCSWI. The different causes it can identify
are listed in order of priority in table 1. The detection of the different ways of blocking is done
while waiting for movement of the switch, but the cause is not given until the tStartMove has
elapsed.
The L_CAUSE output keeps its output value until a new command sequence has been started.
833
Technical manual
Section 14 1MRK 505 344-UUS B
Control
If the quality of the position or the communication becomes bad, the command evaluation
replaces the uncertain position value with intermediate position. Thus, as long as the quality is
bad, all commands will result in the cause Persistant-intermediate-state, -32.
If the switch in the merging unit has the behaviour set to Test or Test blocked, when the IED
has the behaviour On or Blocked, all data from the switch is regarded as invalid. Thus, any
command will fail with the cause PersistantiIntermediate-state, -32, and if selection is used for the
switch, all attempts to select the connected SCSWI will fail with the cause Select-failed, 3, from the
SCSWI.
It is possible to speed up the command response for when the command has been started by the
switch in the breaker IED by connecting the inputs OPOK and OPOK_VAL. Then the blocking check
is only done until OPOK is activated and confirmation of that the command has been started is
given to the SCSWI function.
If the inputs STSELD and STSELD_V are connected, the switch in the breaker IED is assumed to use
selection. Then the SCSWI will wait for a selected indication, STSELD input of XLNPROXY, before
accepting selection, this information is transferred to the SCSWI function from the XLNPROXY
through the group connection XPOS. If STSELD is not activated within tSelect of the SCSWI
function, the selection is deemed failed and it gives a negative selection acknowledgement to the
command issuer with the cause Select-failed. Further, if the communication is lost, or the data
received is deemed invalid, the selection will also fail with cause Select-failed from the SCSWI.
The purpose of the reservation function is primarily to transfer interlocking information between
IEDs in a safe way and to prevent double operation in a bay, switchyard part, or complete
substation.
QCRSV
EXCH_IN RES_GRT1
RES_RQ1 RES_GRT2
RES_RQ2 RES_GRT3
RES_RQ3 RES_GRT4
RES_RQ4 RES_GRT5
RES_RQ5 RES_GRT6
RES_RQ6 RES_GRT7
RES_RQ7 RES_GRT8
RES_RQ8 RES_BAYS
BLK_RES ACK_TO_B
OVERRIDE RESERVED
RES_DATA EXCH_OUT
IEC05000340-2-en.vsd
IEC05000340 V2 EN-US
834
Technical manual
1MRK 505 344-UUS B Section 14
Control
14.4.10.3 Signals
PID-3561-INPUTSIGNALS v4
PID-3561-OUTPUTSIGNALS v4
835
Technical manual
Section 14 1MRK 505 344-UUS B
Control
14.4.10.4 Settings
PID-3561-SETTINGS v4
The parameters ParamRequestx (x=1-8) are chosen at reservation of the own bay only (TRUE) or
other bays (FALSE). To reserve the own bay only means that no reservation request RES_BAYS is
created.
If the RESERVED output is not set, the selection is made with the output RES_GRTx (where x=1-8 is
the number of the requesting apparatus), which is connected to switch controller SCSWI. If the bay
already is reserved the command sequence will be reset and the SCSWI will set the attribute "1-of-
n-control" in the "cause" signal.
836
Technical manual
1MRK 505 344-UUS B Section 14
Control
When it receives acknowledge from the bays via the input RES_DATA, it sets the output RES_GRTx
(where x=1-8 is the number of the requesting apparatus). If not acknowledgement from all bays is
received within a certain time defined in SCSWI (tResResponse), the SCSWI will reset the
reservation and set the attribute "1-of-n-control" in the "cause" signal.
The reservation function can also be overridden in the own bay with the OVERRIDE input signal,
that is, reserving the own bay without waiting for the external acknowledge.
If there are more than eight apparatuses in the bay there has to be one additional QCRSV. The two
QCRSV functions have to communicate and this is done through the input EXCH_IN and
EXCH_OUT according to Figure 459. If more than one QCRSV are used, the execution order is very
important. The execution order must be in the way that the first QCRSV has a lower number than
the next one.
837
Technical manual
Section 14 1MRK 505 344-UUS B
Control
QCRSV
EXCH_IN RES_ GRT1
RES_RQ1 RES_ GRT2
RES_RQ2 RES_ GRT3
RES_RQ3 RES_ GRT4
RES_RQ4 RES_ GRT5
RES_RQ5 RES_ GRT6
RES_RQ6 RES_ GRT7
RES_RQ7 RES_ GRT8
RES_RQ8 RES_ BAYS
BLK_ RES ACK_TO_B
OVERRIDE RESERVED
RES_ DATA EXCH_ OUT
QCRSV
EXCH_IN RES_ GRT1
RES_RQ1 RES_ GRT2
RES_RQ2 RES_ GRT3 RES_ BAYS
OR
RES_RQ3 RES_ GRT4
RES_RQ4 RES_ GRT5
RES_RQ5 RES_ GRT6 ACK_TO_B
RES_RQ6 RES_ GRT7 OR
RES_RQ7 RES_ GRT8
RES_RQ8 RES_ BAYS
BLK_ RES ACK_TO_B RESERVED
OR
OVERRIDE RESERVED
RES_ DATA EXCH_ OUT
ANSI05000088_2_en.vsd
ANSI05000088 V2 EN-US
The Reservation input (RESIN) function receives the reservation information from other bays. The
number of instances is the same as the number of involved bays (up to 60 instances are available).
RESIN1
BAY_ACK ACK_F_B
BAY_VAL ANY_ACK
BAY_RES VALID_TX
RE_RQ_B
V_RE_RQ
EXCH_OUT
IEC05000341-2-en.vsd
IEC05000341 V2 EN-US
838
Technical manual
1MRK 505 344-UUS B Section 14
Control
RESIN2
EXCH_IN ACK_F_B
BAY_ACK ANY_ACK
BAY_VAL VALID_TX
BAY_RES RE_RQ_B
V_RE_RQ
EXCH_OUT
IEC09000807_1_en.vsd
IEC09000807 V1 EN-US
14.4.11.3 Signals
PID-3629-INPUTSIGNALS v4
PID-3629-OUTPUTSIGNALS v4
PID-3630-INPUTSIGNALS v4
839
Technical manual
Section 14 1MRK 505 344-UUS B
Control
PID-3630-OUTPUTSIGNALS v4
14.4.11.4 Settings
PID-3629-SETTINGS v4
PID-3630-SETTINGS v4
The reservation input (RESIN) function is based purely on Boolean logic conditions. The logic
diagram in Figure 462 shows how the output signals are created. The inputs of the function block
are connected to a receive function block representing signals transferred over the station bus
from another bay.
840
Technical manual
1MRK 505 344-UUS B Section 14
Control
EXCH_IN INT
BIN
ACK_F_B
AND
FutureUse
OR
ANY_ACK
BAY_ACK OR
VALID_TX
AND
BAY_VAL OR
RE_RQ_B
OR
BAY_RES AND
V _RE_RQ
OR
BIN
EXCH_OUT
INT
INT……..Integer
BIN……..Binary en05000089_ansi.vsd
ANSI05000089 V1 EN-US
841
Technical manual
Section 14 1MRK 505 344-UUS B
Control
RESIN
BAY_ACK ACK_F_B
Bay 1 BAY_VAL ANY_ACK
BAY_RES VALID_TX
RE_RQ_B
V_RE_RQ
EXCH_OUT
RESIN
EXCH_IN ACK_F_B
BAY_ACK ANY_ACK
Bay 2 BAY_VAL VALID_TX
BAY_RES RE_RQ_B
V_RE_RQ
EXCH_OUT
RESIN
EXCH_IN ACK_F_B
BAY_ACK ANY_ACK
Bay n BAY_VAL VALID_TX
BAY_RES RE_RQ_B QCRSV
V_RE_RQ
EXCH_OUT RES_DATA
en05000090.vsd
IEC05000090 V2 EN-US
14.5.1 Identification
SEMOD167845-2 v3
The logic rotating switch for function selection and LHMI presentation SLGAPC (or the selector
switch function block) is used to get an enhanced selector switch functionality compared to the
one provided by a hardware selector switch. Hardware selector switches are used extensively by
utilities, in order to have different functions operating on pre-set values. Hardware switches are
however sources for maintenance issues, lower system reliability and an extended purchase
portfolio. The selector switch function eliminates all these problems.
842
Technical manual
1MRK 505 344-UUS B Section 14
Control
SLGAPC
BLOCK ^P01
PSTO ^P02
UP ^P03
DOWN ^P04
^P05
^P06
^P07
^P08
^P09
^P10
^P11
^P12
^P13
^P14
^P15
^P16
^P17
^P18
^P19
^P20
^P21
^P22
^P23
^P24
^P25
^P26
^P27
^P28
^P29
^P30
^P31
^P32
SWPOSN
IEC14000005-1-en.vsd
IEC14000005 V1 EN-US
14.5.4 Signals
PID-3544-INPUTSIGNALS v5
PID-3544-OUTPUTSIGNALS v5
843
Technical manual
Section 14 1MRK 505 344-UUS B
Control
14.5.5 Settings
PID-3544-SETTINGS v5
844
Technical manual
1MRK 505 344-UUS B Section 14
Control
Besides the inputs visible in the application configuration in the Application Configuration tool,
there are other possibilities that will allow an user to set the desired position directly (without
activating the intermediate positions), either locally or remotely, using a “select before execute”
dialog. One can block the function operation, by activating the BLOCK input. In this case, the
present position will be kept and further operation will be blocked. The operator place (local or
remote) is specified through the PSTO input. If any operation is allowed the signal INTONE from
the Fixed signal function block can be connected. SLGAPC function block has also an integer value
output, that generates the actual position number. The positions and the block names are fully
settable by the user. These names will appear in the menu, so the user can see the position names
instead of a number.
• if it is used just for the monitoring, the switches will be listed with their actual position
names, as defined by the user (max. 13 characters).
• if it is used for control, the switches will be listed with their actual positions, but only the first
three letters of the name will be used.
845
Technical manual
Section 14 1MRK 505 344-UUS B
Control
In both cases, the switch full name will be shown, but the user has to redefine it when building the
Graphical Display Editor, under the "Caption". If used for the control, the following sequence of
commands will ensure:
Control
Control Single Line Diagram
Measurements Commands
Events
Disturbance records
Settings
Diagnostics
Test
Change to the "Switches" page Reset
of the SLD by left-right arrows. Authorization
Select switch by up-down Language
arrows
../Control/SLD/Switch
SMBRREC control
WFM
Pilot setup
OFF
Damage control
DFW
ANSI06000421-2-en.vsd
ANSI06000421 V2 EN-US
Figure 465: Example 2 on handling the switch from the local HMI.
From the single line diagram on local HMI.
14.6.1 Identification
SEMOD167850-2 v3
846
Technical manual
1MRK 505 344-UUS B Section 14
Control
The Selector mini switch VSGAPC function block is a multipurpose function used for a variety of
applications, as a general purpose switch.
VSGAPC can be controlled from the menu or from a symbol on the single line diagram (SLD) on the
local HMI.
VSGAPC
BLOCK BLOCKED
PSTO POSITION
IPOS1 POS1
IPOS2 POS2
CMDPOS12
CMDPOS21
IEC14000066-1-en.vsd
IEC14000066 V1 EN-US
14.6.4 Signals
PID-3829-INPUTSIGNALS v2
PID-3829-OUTPUTSIGNALS v2
847
Technical manual
Section 14 1MRK 505 344-UUS B
Control
14.6.5 Settings
PID-3829-SETTINGS v2
Selector mini switch (VSGAPC) function can be used for double purpose, in the same way as switch
controller (SCSWI) functions are used:
• for indication on the single line diagram (SLD). Position is received through the IPOS1 and
IPOS2 inputs and distributed in the configuration through the POS1 and POS2 outputs, or to
IEC 61850 through reporting, or GOOSE.
• for commands that are received via the local HMI or IEC 61850 and distributed in the
configuration through outputs CMDPOS12 and CMDPOS21.
The output CMDPOS12 is set when the function receives a CLOSE command from the local
HMI when the SLD is displayed and the object is chosen.
The output CMDPOS21 is set when the function receives an OPEN command from the local
HMI when the SLD is displayed and the object is chosen.
It is important for indication in the SLD that the a symbol is associated with a
controllable object, otherwise the symbol won't be displayed on the screen. A
symbol is created and configured in GDE tool in PCM600.
The PSTO input is connected to the Local remote switch to have a selection of operators place,
operation from local HMI (Local) or through IEC 61850 (Remote). An INTONE connection from
Fixed signal function block (FXDSIGN) will allow operation from local HMI.
As it can be seen, both indications and commands are done in double-bit representation, where a
combination of signals on both inputs/outputs generate the desired result.
The following table shows the relationship between IPOS1/IPOS2 inputs and the name of the
string that is shown on the SLD. The value of the strings are set in PST.
848
Technical manual
1MRK 505 344-UUS B Section 14
Control
14.7.1 Identification
GUID-E16EA78F-6DF9-4B37-A92D-5C09827E2297 v3
Generic communication function for Double Point indication (DPGAPC) function block is used to
send double point position indications to other systems, equipment or functions in the substation
through IEC 61850-8-1 or other communication protocols. It is especially intended to be used in
the interlocking station-wide logics.
IEC13000081 V1 EN-US
PID-4139-INPUTSIGNALS v12
PID-4139-OUTPUTSIGNALS v11
849
Technical manual
Section 14 1MRK 505 344-UUS B
Control
The function does not have any parameters available in the local HMI or PCM600.
When receiving the input signals, DPGAPC sends the signals over IEC 61850-8-1 to the systems,
equipment or functions that requests and thus subscribes on these signals. To be able to get the
signals into other systems, equipment or functions, one must use other tools, described in the
Engineering manual, and define which function block in which systems, equipment or functions
should receive this information.
More specifically, DPGAPC function reports a combined double point position indication output
POSITION, by evaluating the value and the timestamp attributes of the inputs OPEN and CLOSE,
together with the logical input signal VALID.
When the input signal VALID is active, the values of the OPEN and CLOSE inputs determine the
two-bit integer value of the output POSITION. The timestamp of the output POSITION will have the
latest updated timestamp of the inputs OPEN and CLOSE.
When the input signal VALID is inactive, DPGAPC function forces the position to intermediated
state.
When the value of the input signal VALID changes, the timestamp of the output POSITION will be
updated as the time when DPGAPC function detects the change.
Refer to Table 528 for the description of the input-output relationship in terms of the value and
the quality attributes.
14.8.1 Identification
SEMOD176456-2 v3
850
Technical manual
1MRK 505 344-UUS B Section 14
Control
The Single point generic control 8 signals SPC8GAPC function block is a collection of 8 single point
commands, designed to bring in commands from REMOTE (SCADA) to those parts of the logic
configuration that do not need extensive command receiving functionality (for example, SCSWI). In
this way, simple commands can be sent directly to the IED outputs, without confirmation.
Confirmation (status) of the result of the commands is supposed to be achieved by other means,
such as binary inputs and SPGAPC function blocks. The commands can be pulsed or steady with a
settable pulse time.
SPC8GAPC
BLOCK ^OUT1
PSTO ^OUT2
^OUT3
^OUT4
^OUT5
^OUT6
^OUT7
^OUT8
ANSI07000143-3-en.vsd
ANSI07000143 V1 EN-US
14.8.4 Signals
PID-3575-INPUTSIGNALS v5
PID-3575-OUTPUTSIGNALS v5
851
Technical manual
Section 14 1MRK 505 344-UUS B
Control
14.8.5 Settings
PID-3575-SETTINGS v5
The PSTO input selects the operator place (LOCAL, REMOTE or ALL). One of the eight outputs is
activated based on the command sent from the operator place selected. The settings Latchedx
and tPulsex (where x is the respective output) will determine if the signal will be pulsed (and how
long the pulse is) or latched (steady). BLOCK will block the operation of the function – in case a
command is sent, no output will be activated.
PSTO is the universal operator place selector for all control functions. Although,
PSTO can be configured to use LOCAL or ALL operator places only, REMOTE
operator place is used in SPC8GAPC function.
852
Technical manual
1MRK 505 344-UUS B Section 14
Control
14.9.1 Identification
GUID-C3BB63F5-F0E7-4B00-AF0F-917ECF87B016 v4
AutomationBits function for DNP3 (AUTOBITS) is used within PCM600 to get into the
configuration of the commands coming through the DNP3 protocol. The AUTOBITS function plays
the same role as functions GOOSEBINRCV (for IEC 61850) and MULTICMDRCV (for LON).
AUTOBITS
BLOCK ^CMDBIT1
PSTO ^CMDBIT2
^CMDBIT3
^CMDBIT4
^CMDBIT5
^CMDBIT6
^CMDBIT7
^CMDBIT8
^CMDBIT9
^CMDBIT10
^CMDBIT11
^CMDBIT12
^CMDBIT13
^CMDBIT14
^CMDBIT15
^CMDBIT16
^CMDBIT17
^CMDBIT18
^CMDBIT19
^CMDBIT20
^CMDBIT21
^CMDBIT22
^CMDBIT23
^CMDBIT24
^CMDBIT25
^CMDBIT26
^CMDBIT27
^CMDBIT28
^CMDBIT29
^CMDBIT30
^CMDBIT31
^CMDBIT32
IEC09000925-1-en.vsd
IEC09000925 V1 EN-US
853
Technical manual
Section 14 1MRK 505 344-UUS B
Control
14.9.4 Signals
PID-3776-INPUTSIGNALS v4
PID-3776-OUTPUTSIGNALS v4
854
Technical manual
1MRK 505 344-UUS B Section 14
Control
14.9.5 Settings
PID-3776-SETTINGS v4
PID-3715-SETTINGS v6
PID-4105-SETTINGS v5
855
Technical manual
Section 14 1MRK 505 344-UUS B
Control
PID-4130-SETTINGS v5
PID-4131-SETTINGS v5
856
Technical manual
1MRK 505 344-UUS B Section 14
Control
PID-4132-SETTINGS v5
PID-4133-SETTINGS v5
857
Technical manual
Section 14 1MRK 505 344-UUS B
Control
PID-2450-SETTINGS v8
858
Technical manual
1MRK 505 344-UUS B Section 14
Control
859
Technical manual
Section 14 1MRK 505 344-UUS B
Control
PID-4134-SETTINGS v6
860
Technical manual
1MRK 505 344-UUS B Section 14
Control
861
Technical manual
Section 14 1MRK 505 344-UUS B
Control
PID-4135-SETTINGS v6
862
Technical manual
1MRK 505 344-UUS B Section 14
Control
863
Technical manual
Section 14 1MRK 505 344-UUS B
Control
864
Technical manual
1MRK 505 344-UUS B Section 14
Control
PID-4136-SETTINGS v6
865
Technical manual
Section 14 1MRK 505 344-UUS B
Control
866
Technical manual
1MRK 505 344-UUS B Section 14
Control
PID-4137-SETTINGS v6
867
Technical manual
Section 14 1MRK 505 344-UUS B
Control
868
Technical manual
1MRK 505 344-UUS B Section 14
Control
AutomationBits function (AUTOBITS) has 32 individual outputs which each can be mapped as a
Binary Output point in DNP3. The output is operated by a "Object 12" in DNP3. This object contains
parameters for control-code, count, on-time and off-time. To operate an AUTOBITS output point,
869
Technical manual
Section 14 1MRK 505 344-UUS B
Control
send a control-code of latch-On, latch-Off, pulse-On, pulse-Off, Trip or Close. The remaining
parameters will be regarded were appropriate. ex: pulse-On, on-time=100, off-time=300, count=5
would give 5 positive 100 ms pulses, 300 ms apart.
There is a BLOCK input signal, which will disable the operation of the function, in the same way the
setting Operation: Enabled/Disabled does. That means that, upon activation of the BLOCK input,
all 32 CMDBITxx outputs will be set to 0. The BLOCK acts like an overriding, the function still
receives data from the DNP3 master. Upon deactivation of BLOCK, all the 32 CMDBITxx outputs
will be set by the DNP3 master again, momentarily. For AUTOBITS , the PSTO input determines the
operator place. The command can be written to the block while in “Remote”. If PSTO is in “Local”
then no change is applied to the outputs.
14.10.1 Identification
GUID-2217CCC2-5581-407F-A4BC-266CD6808984 v1
The IEDs can receive commands either from a substation automation system or from the local
HMI. The command function block has outputs that can be used, for example, to control high
voltage apparatuses or for other user defined functionality.
SINGLECMD
BLOCK ^OUT1
^OUT2
^OUT3
^OUT4
^OUT5
^OUT6
^OUT7
^OUT8
^OUT9
^OUT10
^OUT11
^OUT12
^OUT13
^OUT14
^OUT15
^OUT16
IEC05000698-2-en.vsd
IEC05000698 V3 EN-US
870
Technical manual
1MRK 505 344-UUS B Section 14
Control
14.10.4 Signals
PID-6189-INPUTSIGNALS v5
PID-6189-OUTPUTSIGNALS v5
14.10.5 Settings
PID-6189-SETTINGS v5
Single command, 16 signals (SINGLECMD) function has 16 binary output signals. The outputs can
be individually controlled from a substation automation system or from the local HMI. Each output
signal can be given a name with a maximum of 13 characters in PCM600.
871
Technical manual
Section 14 1MRK 505 344-UUS B
Control
The output signals can be of the types Disabled, Steady, or Pulse. This configuration setting is
done via the local HMI or PCM600 and is common for the whole function block. The length of the
output pulses are 100 ms. In steady mode, SINGLECMD function has a memory to remember the
output values at power interruption of the IED. Also a BLOCK input is available used to block the
updating of the outputs.
The output signals, OUT1 to OUT16, are available for configuration to built-in functions or via the
configuration logic circuits to the binary outputs of the IED.
872
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
15.1.1 Identification
M14854-1 v4
To achieve instantaneous fault clearance for all line faults, scheme communication logic is
provided. All types of communication schemes for permissive underreaching, permissive
overreaching, blocking, delta based blocking, unblocking and intertrip are available.
The built-in communication module (LDCM) can be used for scheme communication signaling
when included.
ZCPSCH
I3P* TRIP
V3P* CS
BLOCK CHSTOP
BLKTR CRL
BLKCS LCG
CS_STOP
PLTR_CRD
CSOR
CSUR
CR
CR_GUARD
CBOPEN
ANSI09000004.vsd
ANSI09000004 V4 EN-US
873
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
15.1.4 Signals
PID-3766-INPUTSIGNALS v6
PID-3766-OUTPUTSIGNALS v4
874
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
15.1.5 Settings
PID-3766-SETTINGS v6
A permissive scheme is inherently faster and has better security against false tripping than a
blocking scheme. On the other hand, a permissive scheme depends on a received signal for a fast
trip, so its dependability is lower than that of a blocking scheme.
875
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
The principle of operation for a blocking scheme is that an overreaching zone is allowed to trip
instantaneously after the settable co-ordination time tCoord has elapsed, when no signal is
received from the remote IED.
The received signal, which shall be connected to CR, is used to not release the zone to be
accelerated to clear the fault instantaneously (after time tCoord). The forward overreaching zone
to be accelerated is connected to the input PLTR_CRD, see figure 472.
In case of external faults, the blocking signal (CR) must be received before the settable timer
tCoord elapses, to prevent a false trip, see figure 472.
The function can be totally blocked by activating the input BLOCK, block of trip by activating the
input BLKTR, Block of signal send by activating the input BLKCS.
PLTR-CRD
0-tCoord TRIP
CR AND 0
en05000512_ansi.vsd
ANSI05000512 V1 EN-US
In order to avoid delays due to carrier coordination times, the initiation of sending of blocking
signal to remote end is done by a fault inception detection element based on delta quantities of
currents and voltages. The delta based fault detection is very fast and if the channel is fast there is
no need for delaying the operation of the remote distance element. The received blocking signal
arrives well before the distance element has picked up. If the fault is in forward direction the
sending is immediately stopped by a forward directed distance, directional current or directional
ground fault element.
The fault inception detection element detects instantaneous changes in any phase currents or
zero sequence current in combination with a change in the corresponding phase voltage or zero
sequence voltage. The criterion for the fault inception detection is if the change of any phase
voltage and current exceeds the settings DeltaV and DeltaI respectively, or if the change of zero
sequence voltage and zero sequence current exceeds the settings Delta3V0,Delta3I0 respectively.
The schemeType is selected as DeltaBlocking.
If the fault inception function has detected a system fault, a block signal CS will be issued and sent
to remote end in order to block the overreaching zones. Different criteria has to be fulfilled for
sending the CS signal:
1. The breaker has to be in closed condition, that is, the input signal CBOPEN is deactivated.
2. A fault inception should have been detected while the carrier send signal is not blocked, that
is, the input signal BLKCS is not activated.
If it is later detected that it was an internal fault that made the function issue the CS signal, the
function will issue a CHSTOP signal to unblock the remote end.
876
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
The received signal, which is connected to the CR input, is not used to accelerate the release of the
overreaching zone to clear the fault instantaneously. The overreaching zone to be accelerated is
connected to the input PLTR_CRD, see Figure 473.
In case of external faults, the blocking signal (CR) must be received before the settable timer
tCoord elapses, to prevent a false trip, see Figure 473.
The function can be totally blocked by activating the input BLOCK, block of trip by activating the
input BLKTR, block of carrier send by activating the input BLKCS.
PLTR-CRD
0-tCoord TRIP
CR AND 0
en05000512_ansi.vsd
ANSI05000512 V1 EN-US
Figure 473: Basic logic for trip signal in delta blocking scheme
Channels for communication in each direction must be available.
The logic for trip signal in permissive scheme is shown in figure 474.
PLTR-CRD
0-tCoord TRIP
CR AND 0
en05000513_ansi.vsd
ANSI05000513 V1 EN-US
The logic for trip signal is the same as for permissive underreaching, as in figure 474.
The permissive overreaching scheme has the same blocking possibilities as mentioned for
blocking scheme.
In unblocking scheme, the lower dependability in permissive scheme is overcome by using the loss
of guard signal from the communication equipment to locally create a receive signal. It is common
877
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
or suitable to use the function when older, less reliable, power-line carrier (PLC) communication is
used.
The received signal created by the unblocking function is reset 150 ms after the security timer has
elapsed. When that occurs an output signal LCG is activated for signalling purpose. The
unblocking function is reset 200 ms after that the guard signal is present again.
CR
CRL
0-tSecurity OR
NOT
0
CR_GUARD
en05000746_ansi.vsd
ANSI05000746 V1 EN-US
Figure 475: Guard singal logic with unblocking scheme and with setting Unblock = Restart
CR
CRL
OR
CR_GUARD 0-tSecurity
1
0
ANSI11000253-1-en.vsd
ANSI11000253 V1 EN-US
Figure 476: Guard singal logic with unblocking scheme and with setting Unblock = NoRestart
The unblocking function can be set in three operation modes (setting Unblock):
In the direct intertrip scheme, the send signal CS is sent from an underreaching zone that is
tripping the line.
878
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
The received signal CR is directly transferred to a TRIP for tripping without local criteria. The signal
is further processed in the tripping logic.
The simplified logic diagram for the complete logic is shown in figure 477.
Unblock =
Off
CR
Unblock =
OR CRL
NoRestart AND
CRL
Unblock =
Restart
CR_GUARD 0-tSecurity AND
NOT
0
LCG
200ms 150ms AND
OR AND
0 0
SchemeType =
Intertrip
CSUR
tSendMin AND
OR
BLOCK AND
CS_STOP OR
CRL
Schemetype =
Permissive UR AND CS
OR
Schemetype =
Permissive OR
CSOR OR AND
AND
tSendMin
OR
AND
SchemeType =
Blocking
BLKCS
AND
en05000515_ansi.vsd
ANSI05000515 V1 EN-US
Figure 477: Scheme communication logic for distance or overcurrent protection, simplified
logic diagram
879
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
15.2.1 Identification
SEMOD141699-2 v2
Communication between line ends is used to achieve fault clearance for all faults on a power line.
All possible types of communication schemes for example, permissive underreach, permissive
overreach and blocking schemes are available. To manage problems with simultaneous faults on
parallel power lines phase segregated communication is needed. This will then replace the
standard Scheme communication logic for distance or Overcurrent protection (ZCPSCH, 85) on
important lines where three communication channels (in each subsystem) are available for the
distance protection communication.
880
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
The main purpose of the Phase segregated scheme communication logic for distance protection
(ZC1PPSCH, 85) function is to supplement the distance protection function such that:
• fast clearance of faults is also achieved at the line end for which the faults are on the part of
the line not covered by its underreaching zone.
• correct phase selection can be maintained to support single-pole tripping for faults occurring
anywhere on the entire length of a double circuit line.
To accomplish this, three separate communication channels, that is, one per phase, each capable
of transmitting a signal in each direction is required.
ZC1PPSCH (85) can be completed with the current reversal and WEI logic for phase segregated
communication, when found necessary in Blocking and Permissive overreaching schemes.
ZC1PPSCH (85)
BLOCK TRIP
BLKTR TR_A
BLKTRL1 TR_B
BLKTRL2 TR_C
BLKTRL3 CS_A
CACCL1 CS_B
CACCL2 CS_C
CACCL3 CSMPH
CSURL1 CRL_A
CSURL2 CRL_B
CSURL3 CRL_C
CSORL1
CSORL2
CSORL3
CSBLKL1
CSBLKL2
CSBLKL3
BLKCSL1
BLKCSL2
BLKCSL3
CRL1
CRL2
CRL3
CRMPH
ANSI06000427-2-en.vsd
ANSI06000427 V2 EN-US
15.2.4 Signals
PID-3523-INPUTSIGNALS v4
881
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
PID-3523-OUTPUTSIGNALS v5
882
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
15.2.5 Settings
PID-3523-SETTINGS v4
A permissive scheme is inherently faster and has better security against false tripping than a
blocking scheme. On the other hand, a permissive scheme depends on a received signal for a fast
trip, so its dependability is lower than that of a blocking scheme.
The Phase segregated scheme communication logic for distance protection (ZC1PPSCH ,85)
function is a logical function built-up from logical elements. It is a supplementary function to the
distance protection, requiring for its operation inputs from the distance protection and the
communication equipment.
The type of communication-aided scheme to be used can be selected by way of the settings.
The ability to select which distance protection zone is assigned to which input of ZC1PPSCH (85)
makes this logic able to support practically any scheme communication requirements regardless
of their basic operating principle. The outputs to initiate tripping and sending of the
teleprotection signal are given in accordance with the type of communication-aided scheme
selected and the zone(s) and phase(s) of the distance protection which have operated.
When power line carrier communication channels are used for permissive schemes
communication, unblocking logic which uses the loss of guard signal as a receive criteria is
provided. This logic compensates for the lack of dependability due to the transmission of the
command signal over the faulted line.
The principle of operation for a blocking scheme is that an overreaching zone is allowed to trip
instantaneously after the settable co-ordination time tCoord has elapsed, when no signal is
received from the remote IED. The received signal (sent by a reverse looking element in the remote
IED), which shall be connected to CRLx, is used to not release the zone to be accelerated to clear
the fault instantaneously (after time tCoord). The overreaching zone to be accelerated is
connected to the input CACCLx, see figure 479. In case of external faults, the blocking signal
883
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
(CRLx) must be received before the settable timer tCoord elapses, to prevent an unneccesary trip,
see figure 479.
ZC1PPSCH (85) can be totally blocked by activating the input BLOCK, block of trip is achieved by
activating the input BLKTRLx, Block of carrier send is done by activating the input BLKCSLx.
CACCLx
0 - tCoord 0 TRLx
CRLx AND
0 25 ms
ANSI06000310_2_en.vsd
ANSI06000310 V2 EN-US
Figure 479: Basic logic for trip carrier in one phase of a blocking scheme
CACCLx
0-tCoord 0 TRLx
CRLx AND
0 25 ms
ANSI07000088_2_en.vsd
ANSI07000088 V2 EN-US
Figure 480: Basic logic for trip carrier in one phase of a permissive underreach scheme
The permissive overreach scheme has the same blocking possibilities as mentioned for blocking
scheme above. The blocking inputs are activated from the current reversal logic when this function
is included.
In an unblocking scheme, the lower dependability in permissive scheme is overcome by using the
loss of guard signal from the communication equipment to locally create a carrier receive signal. It
is common or suitable to use the function when older, less reliable, power-line carrier (PLC)
communication is used. As phase segregated communication schemes uses phases individually
and the PLC is typically connected single-phase or phase-to-phase it is not possible to evaluate
which of the phases to release and the unblocking scheme has thus not been supported.
884
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
In the direct intertrip scheme, the carrier send signal CS is sent from an underreaching zone that is
tripping the line.
The received signal per phase is directly transferred to the trip function block for tripping without
local criteria. The signal is not further processed in the phase segregated communication logic. In
case of single-pole tripping the phase selection and logic for tripping the three phases is
performed in the trip function block.
The simplified logic diagram for one phase is shown in figure 481.
885
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
SchemeType =
Intertrip
CSURLx
tSendMin AND
OR
BLOCK
AND
CSBLKLx OR
CRLx
Scheme Type =
Permissive UR AND CSLx
OR
AND
OR
0-tCoord TRLx
CACCLx 25
Scheme Type =
Permissive OR
CSORLx OR AND
AND
tSendMin
OR
AND
Scheme Type =
Blocking
BLKCSx
AND
CSL1
CSL2 AND
CSL2
OR CSMPH
CSL3 AND
CSL3
CSL1 AND
CSL1
CSL2 GENERAL
OR
CSL3
ANSI06000311_2_en.vsd
ANSI06000311 V2 EN-US
886
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
15.3.1 Identification
M15073-1 v5
The ZCRWPSCH function provides the current reversal and weak end infeed logic functions that
supplement the standard scheme communication logic. It is not suitable for standalone use as it
requires inputs from the distance protection functions and the scheme communications function
included within the terminal.
On detection of a current reversal, the current reversal logic provides an output to block the
sending of the teleprotection signal to the remote end, and to block the permissive tripping at the
local end. This blocking condition is maintained long enough to ensure that no unwanted
operation will occur as a result of the current reversal.
On verification of a weak end infeed condition, the weak end infeed logic provides an output for
sending the received teleprotection signal back to the remote sending end and other output(s) for
local tripping. For terminals equipped for single- and two-pole tripping, outputs for the faulted
phase(s) are provided. Undervoltage detectors are used to detect the faulted phase(s).
887
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
ZCRWPSCH (85)
V3P* IRVL
BLOCK TRWEI
IFWD TRWEI_A
IREV TRWEI_B
WEIBLK1 TRWEI_C
WEIBLK2 ECHO
LOVBZ
CBOPEN
CRL
ANSI06000287-2-en.vsd
ANSI06000287 V2 EN-US
15.3.4 Signals
PID-3521-INPUTSIGNALS v7
PID-3521-OUTPUTSIGNALS v7
888
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
15.3.5 Settings
PID-3521-SETTINGS v7
The current reversal logic can be enabled by setting the parameter CurrRev = On. The current
reversal logic uses a reverse zone connected to the input IRV to recognize the fault on the parallel
line in any of the phases.When the reverse zone has been activated (even if only for a short time), it
prevents sending of a communication signal and tripping through the scheme communication
logic after a settable time tPickUpRev. The prevention will last for tPickUpRev + 10 ms + tDelayRev
after the IREV reset. This makes it possible for the receive signal to reset before the carrier-aided
trip signal is activated due to the current reversal by the forward directed zone. The logic diagram
for current reversal is shown in Figure 483.
IREV 0 0 0-tPickUpRev
0-tPickUpRev 10ms 0
IRVL
IFWD AND 0
0-tDelayRev
ANSI05000122-2-en.vsd
ANSI05000122 V2 EN-US
889
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
By connecting the output signal IRVL to input BLKCS in the ZCPSCH (85) function, the sending of
the signal CS from the overreaching zone connected to CSOR in ZCPSCH will be blocked. By
connecting IRVL to input BLKTR in the ZCPSCH function, the TRIP output from the ZCPSCH (85)
function will be blocked.
The function has an internal 10 ms drop-off timer which will secure that the current reversal logic
will be activated for short input signals even if the pick-up timer is set to zero.
The weak-end infeed logic (WEI) function sends back (echoes) the received signal under the
condition that no fault has been detected on the weak-end by different fault detection elements
(distance protection in forward or reverse direction).
The WEI function returns the received signal, shown in Figure 484, when:
• The setting parameter WEI is set to either Echo or Echo & Trip.
• No active signal present on the input BLOCK.
• The functional input CRL is active for a time longer than the tPickUpWei setting. This input is
usually connected to the CRL output on the scheme communication logic ZCPSCH (85).
• The WEI function is not blocked by the active signal connected to the WEIBLK1 functional
input or to theLOVBZ functional input. The later is usually configured to the VTSZ functional
output of the fuse-failure function.
• No active signal has been present for at least 200 ms on the WEIBLK2 functional input. An OR
combination of all fault detection functions (not undervoltage) as present within the IED is
usually used for this purpose.
• The weak-end infeed logic also echoes the received permissive signal when local breaker
opens, CBOPEN prior to faults appeared at the end of line.
BLOCK
WTSZ
WEIBLK1 OR
ECHO - cont.
CRL 0-tWEI 0 200ms
AND
0 50 ms 0 ECHO
AND
WEIBLKn 0
200ms
en06000324_ansi.vsd
ANSI06000324 V1 EN-US
Figure 484: Simplified logic diagram for weak-end infeed logic — Echo
When an echo function is used in both IEDs (should generally be avoided), a spurious signal can be
looped round by the echo logics. To avoid a continuous lock-up of the system, the duration of the
echoed signal is limited to 200 ms.
An undervoltage criteria is used as an additional tripping criteria, when the tripping of the local
breaker is selected, setting WEI = Echo&Trip. With this setting the Echo and Trip are working in
parallel as in logic shown in Figure 485.
890
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
BLOCK
VTSZ
WEIBLK1 OR
tPickUpWEI
CRL AND 50 ms 200 ms
t AND ECHO
OR t t AND
200 ms
WEIBLK2
t
AND
1500 ms
OR
CBOPEN
t
AND
V3P*
VA<VPN<
VB < VPN<
VC < VPN<
VPN< 100 ms
OR
AND t
TRWEI
OR
15 ms
TRWEI_A
V3P*
AND t
VAB <VPP< OR
VBC < VPP<
VCA < VPP<
15 ms
VPP< TRWEI_B
AND t
OR
15 ms
OR TRWEI_C
AND t
ANSI00000551-1-en.vsd
ANSI00000551-TIFF V1 EN-US
Figure 485: Simplified logic diagram for weak-end infeed logic — Echo&Trip
891
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
15.4.1 Identification
SEMOD156467-2 v2
Current reversal and weak-end infeed logic for phase segregated communication (ZC1WPSCH, 85)
function is used to prevent unwanted operations due to current reversal when using permissive
overreach protection schemes in application with parallel lines where the overreach from the two
ends overlaps on the parallel line.
The weak-end infeed logic is used in cases where the apparent power behind the protection can be
too low to activate the distance protection function. When activated, received carrier signal
together with local undervoltage criteria and no reverse zone operation gives an instantaneous
trip. The received signal is also echoed back to accelerate the sending end.
ZC1WPSCH (85)
V3P* TRPWEI
BLOCK TRPWEI_A
BLKZ TRPWEI_B
CBOPEN TRPWEI_C
CRL1 IRVOP
CRL2 IRVOP_A
CRL3 IRVOP_B
IRVL1 IRVOP_C
IRVL2 ECHO
IRVL3 ECHO_A
IRVBLKL1 ECHO_B
IRVBLKL2 ECHO_C
IRVBLKL3
WEIBLK
WEIBLKL1
WEIBLKL2
WEIBLKL3
WEIBLKOP
WEIBLKO1
WEIBLKO2
WEIBLKO3
ANSI06000477-2-en.vsd
ANSI06000477 V2 EN-US
892
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
15.4.4 Signals
PID-3524-INPUTSIGNALS v8
PID-3524-OUTPUTSIGNALS v8
893
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
15.4.5 Settings
PID-3524-SETTINGS v7
The current reversal logic can be enabled by setting the parameter OperCurrRev = On. The current
reversal logic uses a reverse zone connected to the input IRVLx to recognize the fault on the
parallel line in any of the phases. When the reverse zone has been activated for a certain settable
time tPickUpRev, it prevents sending communication signal and activation of trip signal for a
predefined time tDelayRev. This makes it possible for the receive signal to reset before the trip
signal is activated due to the current reversal by the forward directed zone. The logic diagram for
current reversal is shown in Figure 487.
894
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
BLOCK
IRVBLKLx
tDelayRev
tPickUpRev 10 ms tPickUpRev IRVOPLx
IRVLx & t
t t t
operCurrRev=On
IEC06000474-3-en.vsd
IEC06000474 V3 EN-US
The Current reversal and weak-end infeed logic for phase segregated communication
(ZC1WPSCH ,85) function has an internal 10 ms drop-off timer which secure that the current
reversal logic will be activated for short input signals even if the pickup timer is set to zero.
The WEI function sends back (echoes) the received carrier signal under the condition that no fault
has been detected at the weak end by different fault detection elements (distance protection in
forward and reverse direction).
VTSZ
BLOCK OR
ECHOLn - cont.
CRLLn 0-tWEI 0 200ms
AND
0 50ms 0 ECHOLn
AND
WEIBLK1 0
200ms
WEIBLK2 0
200ms
en07000085_ansi.vsd
ANSI07000085 V1 EN-US
895
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
When an echo function is used in both the IEDs on the protected line (should generally be avoided),
a spurious signal can be looped round by the echo logics. To avoid a continuous lock-up of the
system, the duration of the echoed signal is limited to 200 ms.
An undervoltage criteria is used as an additional tripping criteria when the tripping of the local
breaker is selected. Setting OperationWEI = Echo &Trip together with the WEI function and
ECHOLx, trip signal TRPWEIx has been issued by the echo and trip logic which is described in
Figure 489.
WEI = Echo&Trip
ECHOLn - cont.
CBOPEN
STUL1N
OR TRWEI
STUL2N AND 100ms OR
0
STUL3N TRWEIL1
AND 0
15ms
TRWEIL2
AND 0
15ms
TRWEIL3
AND 0
15ms
en00000551_ansi.vsd
ANSI00000551 V1 EN-US
Figure 489: Simplified logic diagram for weak-end infeed logic – Echo & Trip
Start signals can be connected to WEIBLKLx and WEIBLKOx via OR gate to achieve the blocking of
echo signal in case if the faults are detected by local protection functions and thereby, avoiding
the operation from the remote end. By this, 3-pole operation can be accomplished in addition to 1-
pole and 2-pole operations by ZC1WPSCH function. Also, if a 3-pole operation needs to be achieved
by a separate protection function, current reversal and weak-end infeed logic for distance
protection 3-phase ZCRWPSCH function can be used. Figure 490 and Figure 491 shows the
connection of start signals from ZMFCPDIS function to WEIBLKLx and WEIBLKOx in ACT
configuration to block echo signal.
896
Technical manual
Technical manual
1MRK 505 344-UUS B
IEC18000012 V1 EN-US
IEC18000012-1-en.vsdx
897
Scheme communication
Section 15
898
Section 15
Scheme communication
IEC18000013 V1 EN-US
IEC18000013-1-en.vsdx
Technical manual
1MRK 505 344-UUS B
1MRK 505 344-UUS B Section 15
Scheme communication
15.5.1 Identification
M14860-1 v4
To achieve fast clearing of faults on the whole line, when no communication channel is available,
local acceleration logic ZCLCPSCH can be used. This logic enables fast fault clearing and re-closing
during certain conditions, but naturally, it can not fully replace a communication channel.
The logic can be controlled either by the autorecloser (zone extension) or by the loss-of-load
current (loss-of-load acceleration).
ZCLCPSCH
I3P* TRZE
BLOCK TRLL
ARREADY
NDST
EXACC
BC
LLACC
IEC13000307-1-en.vsd
IEC13000307 V1 EN-US
899
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
15.5.4 Signals
PID-3511-INPUTSIGNALS v5
PID-3511-OUTPUTSIGNALS v5
15.5.5 Settings
PID-3511-SETTINGS v6
900
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
The overreaching zone is connected to the input EXACC. For this reason, configure the ARREADY
functional input to a READY functional output of a used autoreclosing function or via the selected
binary input to an external autoreclosing device, see figure 493.
IEC05000157 V1 EN-US
In case of a fault on the adjacent line within the overreaching zone range, an unwanted
autoreclosing cycle will occur. The step distance function at the reclosing attempt will prevent an
unwanted retrip when the breaker is reclosed.
On the other hand, at a persistent line fault on line section not covered by instantaneous zone
(normally zone 1) only the first trip will be "instantaneous".
The function will be blocked if the input BLOCK is activated (common with loss-of-load
acceleration).
When the "acceleration" is controlled by a loss-of-load, the overreaching zone used for
"acceleration" connected to input LLACC is not allowed to trip "instantaneously" during normal
non-fault system conditions. When all three-phase currents have been above the set value MinCurr
for more than setting tLowCurr, an overreaching zone will be allowed to trip "instantaneously"
during a fault condition when one or two of the phase currents will become low due to a three-
phase trip at the opposite IED, see figure 494. The current measurement is performed internally
and the internal STILL signal becomes logical one under the described conditions. The load current
901
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
in a healthy phase is in this way used to indicate the tripping at the opposite IED. Note that this
function will not trip in case of three-phase faults, because none of the phase currents will be low
when the opposite IED is tripped.
BLOCK
OR
BC
TRLL
STILL 0-tLoadOn AND
0
LLACC
ANSI05000158-1-en.vsd
ANSI05000158 V1 EN-US
15.6.1 Identification
M14882-1 v2
To achieve fast fault clearance of ground faults on the part of the line not covered by the
instantaneous step of the residual overcurrent protection, the directional residual overcurrent
protection can be supported with a logic that uses communication channels.
In the directional scheme, information of the fault current direction must be transmitted to the
other line end. With directional comparison, a short trip time of the protection including a channel
transmission time, can be achieved. This short trip time enables rapid autoreclosing function after
the fault clearance.
The communication logic module for directional residual current protection enables blocking as
well as permissive under/overreaching, and unblocking schemes. The logic can also be supported
by additional logic for weak-end infeed and current reversal, included in Current reversal and
weak-end infeed logic for residual overcurrent protection ECRWPSCH (85) function.
902
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
ECPSCH (85)
BLOCK TRIP
BLKTR CS
BLKCS CRL
CS_STOP LCG
PLTR_CRD
CSOR
CSUR
CR
CR_GUARD
ANSI06000288-1-en.vsd
ANSI06000288 V1 EN-US
15.6.4 Signals
PID-3581-INPUTSIGNALS v5
PID-3581-OUTPUTSIGNALS v4
903
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
15.6.5 Settings
PID-3581-SETTINGS v4
• Input signal PLTR_CRD is used for tripping of the communication scheme, normally the pickup
signal of a forward overreaching step of STFW.
• Input signal CS_STOP is used for sending block signal in the blocking communication scheme,
normally thepickup signal of a reverse overreaching step of STRV.
• Input signal CSUR is used for sending permissive signal in the underreaching permissive
communication scheme, normally the pickup signal of a forward underreaching step of STINn,
where n corresponds to the underreaching step.
• Input signal CSOR is used for sending permissive signal in the overreaching permissive
communication scheme, normally the pickup signal of a forward overreaching step of STINn,
where n corresponds to the overreaching step.
In addition to this a signal from the autoreclosing function should be configured to the BLKCS
input for blocking of the function at a single phase reclosing cycle.
In the blocking scheme a signal is sent to the other line end if the directional element detects a
ground fault in the reverse direction. When the forward directional element operates, it trips after
a short time delay if no blocking signal is received from the opposite line end. The time delay,
904
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
normally 30 – 40 ms, depends on the communication transmission time and a chosen safety
margin.
One advantage of the blocking scheme is that only one channel (carrier frequency) is needed if the
ratio of source impedances at both end is approximately equal for zero and positive sequence
source impedances, the channel can be shared with the impedance measuring system, if that
system also works in the blocking mode. The communication signal is transmitted on a healthy
line and no signal attenuation will occur due to the fault.
Blocking schemes are particular favorable for three-terminal applications if there is no zero-
sequence outfeed from the tapping. The blocking scheme is immune to current reversals because
the received signal is maintained long enough to avoid unwanted operation due to current
reversal. There is never any need for weak-end infeed logic, because the strong end trips for an
internal fault when no blocking signal is received from the weak end. The fault clearing time is
however generally longer for a blocking scheme than for a permissive scheme.
If the fault is on the line, the forward direction measuring element operates. If no blocking signal
comes from the other line end via the CR binary input (received signal) the TRIP output is activated
after the tCoord set time delay.
AND
CS
CS_STOP
BLOCK
TRIP
AND 0-tCoord 0
0 25ms
PLTR_CRD
CR 0
50ms
CRL
AND
ANSI05000448-1-en.vsd
ANSI05000448 V1 EN-US
In the permissive scheme the forward directed ground-fault measuring element sends a
permissive signal to the other end, if a ground fault is detected in the forward direction. The
directional element at the other line end must wait for a permissive signal before activating a trip
signal. Independent channels must be available for the communication in each direction.
An impedance measuring IED, which works in the same type of permissive mode, with one channel
in each direction, can share the channels with the communication scheme for residual overcurrent
protection. If the impedance measuring IED works in the permissive overreaching mode, common
channels can be used in single line applications. In case of double lines connected to a common
bus at both ends, use common channels only if the ratio Z1S/Z0S (positive through zero-sequence
source impedance) is about equal at both ends. If the ratio is different, the impedance measuring
and the directional ground-fault current system of the healthy line may detect a fault in different
directions, which could result in unwanted tripping.
905
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
Common channels cannot be used when the weak-end infeed function is used in the distance or
ground-fault protection.
In case of an internal ground-fault, the forward directed measuring element operates and sends a
permissive signal to the remote end via the CS output (sent signal). Local tripping is permitted
when the forward direction measuring element operates and a permissive signal is received via
the CR binary input (received signal).
The permissive scheme can be of either underreaching or overreaching type. In the underreaching
alternative, an underreaching directional residual overcurrent measurement element will be used
as sending criterion of the permissive input signal CSUR.
BLOCK
CRL
CR AND
0 TRIP
0-tCoord 25ms
PLTR_CRD AND AND
0
0
50ms
AND
BLKCS OR CS
AND
Overreach
CSOR AND
OR 25ms
CSUR
0
ANSI05000280
ANSI05000280 V2 EN-US
In unblocking scheme, the lower dependability in permissive scheme is overcome by using the loss
of guard signal from the communication equipment to locally create a receive signal. It is common
or suitable to use the function when older, less reliable, power line carrier (PLC) communication is
used.
The unblocking function uses a guard signal CR_GUARD, which must always be present, even when
no CR signal is received. The absence of the CR_GUARD signal for a time longer than the setting
tSecurity time is used as a CR signal, see figure 497. This also enables a permissive scheme to trip
when the line fault blocks the signal transmission.
The received signal created by the unblocking function is reset 150 ms after the security timer has
elapsed. When that occurs an output signal LCG is activated for signaling purpose. The unblocking
function is reset 200 ms after that the guard signal is present again.
906
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
CR
CRL
0-tSecurity OR
NOT
0
CR_GUARD
en05000746_ansi.vsd
ANSI05000746 V1 EN-US
907
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
15.7.1 Identification
M14883-1 v2
15.7.2 Functionality
M13928-3 v7
The Current reversal and weak-end infeed logic for residual overcurrent protection ECRWPSCH
(85) is a supplement to Scheme communication logic for residual overcurrent protection ECPSCH
(85).
To achieve fast fault clearing for all ground faults on the line, the directional ground fault
protection function can be supported with logic that uses tele-protection channels.
This is why the IEDs have available additions to the scheme communication logic.
M13928-6 v2
If parallel lines are connected to common busbars at both terminals, overreaching permissive
communication schemes can trip unselectively due to fault current reversal. This unwanted
tripping affects the healthy line when a fault is cleared on the other line. This lack of security can
result in a total loss of interconnection between the two buses. To avoid this type of disturbance,
a fault current reversal logic (transient blocking logic) can be used.
M13928-8 v5
Permissive communication schemes for residual overcurrent protection can basically trip only
when the protection in the remote IED can detect the fault. The detection requires a sufficient
minimum residual fault current, out from this IED. The fault current can be too low due to an
opened breaker or high-positive and/or zero-sequence source impedance behind this IED. To
overcome these conditions, weak-end infeed (WEI) echo logic is used. The weak-end infeed echo is
limited to 200 ms to avoid channel lockup.
908
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
ECRWPSCH (85)
V3P* IRVL
BLOCK TRWEI
IFWD ECHO
IREV
WEIBLK1
WEIBLK2
LOVBZ
CBOPEN
CRL
ANSI06000289-3-en.vsdx
ANSI06000289 V3 EN-US
15.7.4 Signals
PID-3522-INPUTSIGNALS v7
PID-3522-OUTPUTSIGNALS v6
909
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
15.7.5 Settings
PID-3522-SETTINGS v7
The directional comparison function contains logic for blocking overreaching and permissive
overreaching schemes.
The circuits for the permissive overreaching scheme contain logic for current reversal and weak-
end infeed functions. These functions are not required for the blocking overreaching scheme.
Use the independent or inverse time functions in the directional ground fault protection module to
get backup tripping in case the communication equipment malfunctions and prevents operation
of the directional comparison logic.
Connect the necessary signal from the autorecloser for blocking of the directional comparison
scheme, during a single-phase autoreclosing cycle, to the BLOCK input of the directional
comparison module.
The fault current reversal logic uses a reverse directed element, connected to the input signal IREV,
which recognizes that the fault is in reverse direction. When the reverse direction element is
activated the output signal IRVL is activated which is shown in Figure 499. The logic is now ready
to handle a current reversal without tripping. The output signal IRVL will be connected to the block
input on the permissive overreaching scheme.
910
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
When the fault current is reversed on the healthy line, IRV is deactivated and IRVBLK is activated.
The tDelayRev timer delays the reset of the output signal. The signal blocks operation of the
overreach permissive scheme for residual current and thus prevents unwanted operation caused
by fault current reversal.
BLOCK
IREV 0 0 tPickUpRev 0 IRVL
tPickUpRev 10ms 0 AND tDelayRev
IRWD
CurrRev = On
ANSI09000031-2-en.vsd
ANSI09000031 V2 EN-US
The weak-end infeed function can be set to send only an echo signal (WEI=Echo) or an echo signal
and a trip signal (WEI=Echo & Trip). The corresponding logic diagrams are depicted in Figure 500
and Figure 501.
The weak-end infeed logic uses normally a reverse and a forward direction element, connected to
WEIBLK2 via an OR-gate. If neither the forward nor the reverse directional measuring element is
activated during the last 200 ms, the weak-end infeed logic echoes back the received permissive
signal as shown in Figure 500 and Figure 501. The weak-end infeed logic also echoes the received
permissive signal when CBOPEN is high (local breaker opens) prior to faults appeared at the end
of line.
If the forward or the reverse directional measuring element is activated during the last 200 ms, the
fault current is sufficient for the IED to detect the fault with the ground fault function that is in
operation.
BLOCK
ANSI09000032-2-en.vsd
ANSI09000032 V2 EN-US
Figure 500: Simplified logic diagram for weak-end infeed logic - Echo
With the WEI= Echo & Trip setting, the logic sends an echo according to the diagram above.
Further, it activates the TRWEI signal to trip the breaker if the echo conditions are fulfilled and the
neutral point voltage is above the set trip value for 3V0PU.
The voltage signal that is used to calculate the zero sequence voltage is set in the ground fault
function which is in operation.
911
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
BLOCK
WEIBLK1 0 AND
ECHO
200 ms AND 0 200 ms
CRL 50 ms 0
TRWEI
WEI = Echo&Trip AND
100 ms
3V0PU
AND
CBOPEN
ANSI09000020-2-en.vsd
ANSI09000020 V2 EN-US
Figure 501: Simplified logic diagram for weak-end infeed logic - Echo & Trip
The weak-end infeed echo sent to the strong line end has a maximum duration of 200 ms. When
this time period has elapsed, the conditions that enable the echo signal to be sent are set to zero
for a time period of 50 ms. This avoids ringing action if the weak-end echo is selected for both line
ends.
Direct transfer trip (DTT) logic is used together with Line distance protection function or other
type of line protection. One typical example for use of transfer trip is given below. When Line
distance protection function is extended to cover power lines feeding the transformer directly and
there is a fault in transformer differential area, the transformer differential protection operates
faster than line protection. A trip command is sent to the remote end of the line. On remote end,
before sending a trip command to the circuit breaker, the certainty of a fault condition is ensured
by checking local criterion in DTT logic.
912
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
CR CS TRIP
TRIP
DTT IDIFF>
Xsource VT1
~ CT1
Line
CT2 CT3
Source Power Load
Transformer
en03000120.vsd
IEC03000120 V1 EN-US
913
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
CR!
CR2
Impedance protection
Low impedance protection
CarrierReceiveLogic
LCCRPTRC (94)
Three phase undercurrent
V3P
CR!
CB Trip output
CR2
Zero sequence overcurrent
protection
LocalCheck
Analog input
ANSI09000773-1-en.vsd
ANSI09000773 V1 EN-US
15.8.2 Low active power and power factor protection LAPPGAPC (37_55) GUID-585236C8-583C-4415-9820-A1DD038EA995 v1
15.8.2.1 Identification
GUID-6F3FADD8-8974-4874-8A43-642C1D540D3E v1
914
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
Low active power and power factor protection (LAPPGAPC, 37_55) function measures power flow.
It can be used for protection and monitoring of:
LAPPGAPC (37_55)
I3P* TRLAP
V3P* TRLPF
BLOCK TRTPFA
BLKTR TRLPFB
TRLPFC
PU_LAP
PU_LPF
PU_LAP_A
PU_LAP_B
PU_LAP_C
PU_LPF_A
PU_LPF_B
PU_LPF_C
ANSI09000763-1-en.vsd
ANSI09000763 V1 EN-US
15.8.2.4 Signals
PID-3520-INPUTSIGNALS v5
915
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
PID-3520-OUTPUTSIGNALS v5
15.8.2.5 Settings
PID-3520-SETTINGS v5
916
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
Low active power and low power factor protection (LAPPGAPC, 37_55) calculates power and power
factor from voltage and current values. Trip signal must be set independently for low active power
and low power factor condition after definite time delay.
LAPPGAPC (37_55) calculates single phase complex power of A, B and C loop by following
equations. From this complex apparent power, the real and imaginary parts can be respective
active and reactive power values of respective phases. All the apparent power values given out of
the function are absolute values. The active power is the real part of the calculated apparent
power.
S A = VA ·I A
S = V ·I
B B B
SC = VC · IC
EQUATION2245-ANSI V1 EN-US (Equation 184)
917
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
Power factor is a ratio of active power to apparent power. The function calculates power factor
from the calculated values of active power and apparent power of A, B and C loop by following
equation:
PA
pfA =
SA
EQUATION2246-ANSI V1 EN-US (Equation 185)
PB
pfB =
SB
EQUATION2247-ANSI V1 EN-US (Equation 186)
PC
pfC =
SC
EQUATION2248-ANSI V1 EN-US (Equation 187)
The low active power functionality has a trip mode setting. According to this setting, trip is
activated if the low active power is detected in one out of three phases or two out of three phases
respectively. These two modes are user settable through setting OpModeSel.
The function will do zero clamping to disable the calculation if the current and voltage values of a
particular phase are less than 30% of VBase for voltage and 3% of IBase for current value.
Calculation
The active power setting value used for detection of under power must be given as a three-phase
value. The design starts to calculate internally the per phase value from this setting and detect
phase wise under power condition individually. The power factor pickup value is common for all
the three phases.
Phase wise analog values apparent power, active power, reactive power and power factor are
available as service values.
918
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
PU_LAP_x
P < LAP<
I3P TRLAP
t
Calculation P and
pf
V3P
PU_LPF_x
pf < pf<
TRLPFx
t
ANSI10000011-1-en.vsd
ANSI10000011 V1 EN-US
Figure 505: Logic diagram of Low active power and low power factor protection (LAPPGAPC,
37_55)
Independent time delay to trip for low (0.000-60.000) s ±0.2% or ±40 ms whichever is
power factor at 1.2 to 0.8 x PFset greater
Critical impulse time, low active power 10 ms typically at 1.2 to 0.8 x Pset -
15.8.3.1 Identification
GUID-F5F76C4D-DD25-4695-9FF1-6B45C696CC5E v1
919
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
Compensated over and undervoltage protection (COUVGAPC, 59_27) function calculates the
remote end voltage of the transmission line utilizing local measured voltage, current and with the
help of transmission line parameters, that is, line resistance, reactance, capacitance and local
shunt reactor. For protection of long transmission line for in zone faults, COUVGAPC, (59_27) can
be incorporated with local criteria within direct transfer trip logic to ensure tripping of the line
only under abnormal conditions.
COUVGAPC (59_27)
I3P* 27 Trip
V3P* 59 Trip
BLOCK 27_Trip_A
BLKTR 27_Trip_B
SWIPOS 27_Trip_C
59_Trip_A
59_Trip_B
59_Trip_C
27 PU
59 PU
27_PU_A
27_PU_B
27_PU_C
59_PU_A
59_PU_B
59_PU_C
ANSI09000764-1-en.vsd
ANSI09000764 V1 EN-US
15.8.3.4 Signals
PID-3480-INPUTSIGNALS v6
PID-3480-OUTPUTSIGNALS v6
920
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
15.8.3.5 Settings
PID-3480-SETTINGS v6
921
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
Compensated over and undervoltage protection (COUVGAPC, 59_27) function is phase segregated
and mainly used for local criteria check in Direct transfer trip. The principle is to utilize local
measured voltage and current to calculate the voltage at the remote end of the line.
The main measured inputs to COUVGAPC (59_27) are three-phase voltage and current signals.
COUVGAPC (59_27)uses line resistance, reactance and line charging capacitance to calculate the
remote end voltage. It also takes the input for local shunt reactor, connected at the line side of the
line breaker, reactance value. The calculated voltage is referred to as compensated voltage.
922
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
59 PU
59 Trip
Over voltage
V3P 59_PU_x
comparator
I3P 59_Trip_x
t
Compensated
SWIPOS voltage calculation 27_PU_x
EnShuntReactor AND
27_Trip_x
Under voltage t
27 Trip
comparator
27 PU
ANSI09000782-1-en.vsd
ANSI09000782 V1 EN-US
Figure 507: Logic diagram of Compensated over and undervoltage protection (COUVGAPC,
59_27)
The formula used for calculation of compensated voltage is as follows:
Where:
Vremote calculated voltage at the opposite side of line
Above calculated compensated voltage is compared to preset over and under voltage levels set as
percentage of base voltage VBase. If the calculated voltage exceeds setting in any phase,
COUVGAPC (59_27) generates pickup and trip signals for that phase and common pickup and trip
signals. Independent enabling for overvoltage and undervoltage are available with definite time
delay. If shunt reactor is not present in the system, COUVGAPC (59_27) does not include any effect
of shunt reactor while calculating the compensated voltage. This shunt reactor calculation is
enabled when both input SWIPOS is and setting parameter EnShuntReactor is Enabled. Run time
change in EnShuntReactor setting parameter restarts the IED and SWIPOS input signal is used to
enable/disable the shunt reactor calculations.
Calculations
• All resistance and reactance considered in compensated voltage calculation are primary side
values.
• Calculation of shunt reactor reactance in ohms from given MVAr rating:
2
VN
X sr =
QN
EQUATION2249-ANSI V1 EN-US (Equation 188)
923
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
Where:
VN line to line voltage
2
X cp =
wCtotal
EQUATION2250 V1 EN-US (Equation 189)
X cp = 2 X cTotal
EQUATION2251 V1 EN-US (Equation 190)
924
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
15.8.4.1 Identification
GUID-3B6E6472-8153-4D8F-874B-DF68891296C8 v1
Sudden change in current variation (SCCVPTOC, 51) function is a fast way of finding any
abnormality in line currents. When there is a fault in the system, the current changes faster than
the voltage. SCCVPTOC (51) finds abnormal condition based on phase-to-phase current variation.
The main application is as a local criterion to increase security when transfer trips are used.
SCCVPTOC (51)
I3P* TRIP
BLOCK RI
BLKTR
ANSI09000765-1-en.vsd
ANSI09000765 V1 EN-US
15.8.4.4 Signals
PID-3585-INPUTSIGNALS v4
PID-3585-OUTPUTSIGNALS v5
925
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
15.8.4.5 Settings
PID-3585-SETTINGS v5
Sudden change in current variation (SCCVPTOC, 51) function calculates the variation in phase-to-
phase current and gives the RI output when this variation crosses the sum of start level and float
threshold for a time of tDelay. The variation is calculated for all the three phase-to-phase currents.
Di = i ( t ) - 2 × i ( t - T ) + i ( t - 2T )
EQUATION2252 V1 EN-US
Where:
i(t) Amplitude of the current at the present instant
i(t-T) Amplitude of the current at the instant exactly one cycle time before
i(t-2T) Amplitude of the current at the instant exactly two cycle time before
Criteria:
926
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
1 2T -1
DIT = å Di ( t - n )
T n =T
EQUATION2254 V1 EN-US (Equation 192)
If the above criteria becomes true for a time of tDelay, then respective RI output is activated
provided the BLOCK input is false, and the respective TRIP outputs is activated for the time of
tHold provided the BLKTR and BLOCK input is false.
Hold time for trip signal at 0 to 2 x Iset (0.000-60.000) s ±0.2% or ±15 ms whichever is
greater
15.8.5.1 Identification
GUID-D420E532-37DC-442F-B847-8F73EE8527A7 v1
In Direct transfer trip (DTT) scheme, the received CR signal gives the trip to the circuit breaker
after checking certain local criteria functions in order to increase the security of the overall
tripping functionality. Carrier receive logic (LCCRPTRC, 94) function gives final trip output of the
DTT scheme.
Features:
927
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
LCCRPTRC (94)
BLOCK TRIP
LOCTR TR_A
LOCTR_A TR_B
LOCTR_B TR_C
LOCTR_C
CHERR1
CHERR2
CR!
CR2
ANSI09000766-1-en.vsd
ANSI09000766 V1 EN-US
15.8.5.4 Signals
PID-3481-INPUTSIGNALS v5
PID-3481-OUTPUTSIGNALS v5
928
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
15.8.5.5 Settings
PID-3481-SETTINGS v4
The functionality of the Carrier receive logic (LCCRPTRC, 94) is to release the TRIP signal for DTT
scheme based on the LOCTR_A, LOCTRL_B, LOCTR_C, and LOCTR signals coming from local
criterion, and the Carrier receive signals CR! and CR2. There are two modes of operation 1 out of 2
and 2 out of 2. In the case of the 1 out of 2 mode if any one of the carrier signal is received then the
trip signals will be released, and in 2 out of 2 mode both the CRs should be high to release trip
signal. If any one of the channel error signals is high in 2 out of 2 mode, then logic automatically
switches to 1 out of 2 mode after a time delay of 200 ms. After switching to 1/2 mode under
channel error condition and if channel error gets cleared the mode will switch back only after a
time delay of 200 ms.
If the input channel error signal is high then the respective carrier receive signal will be blocked.
The complete function can be blocked by setting the BLOCK input high.
15.8.6.1 Identification
GUID-C0F8D64B-FBCD-4115-9A5A-23B252CB7E45 v1
929
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
Negative sequence components are present in all types of fault condition. Negative sequence
voltage and current get high values during unsymmetrical faults.
LCNSPTOV (47)
V3P* TRIP
BLOCK RI
BLKTR
ANSI09000767-1-en.vsd
ANSI09000767 V1 EN-US
15.8.6.4 Signals
PID-3618-INPUTSIGNALS v5
PID-3618-OUTPUTSIGNALS v5
15.8.6.5 Settings
PID-3618-SETTINGS v5
930
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
Negative sequence over voltage protection (LCNSPTOV, 47) is a definite time stage comparator
function. The negative sequence input voltage from the SMAI block is connected as input to the
function through a group connection V3P in PCM600. This voltage is compared against the preset
value and a pickup signal will be set high if the input negative sequence voltage is greater than the
preset value Pickup2. Trip signal will be set high after a time delay setting oftV2. There is a BLOCK
input which will block the complete function. BLKTR will block the trip output. The negative
sequence voltage is also available as service value output U2.
15.8.7.1 Identification
GUID-0D2A007F-167A-4534-A41B-22C107FEAC46 v1
931
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
Zero sequence components are present in all abnormal conditions involving ground. They can
reach considerably high values during ground faults.
LCZSPTOV (59N)
V3P* TRIP
BLOCK RI
BLKTR
ANSI09000768-1-en.vsd
ANSI09000768 V1 EN-US
15.8.7.4 Signals
PID-3631-INPUTSIGNALS v5
PID-3631-OUTPUTSIGNALS v5
15.8.7.5 Settings
PID-3631-SETTINGS v5
932
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
Zero sequence over voltage protection (LCZSPTOV, 59N) is a definite time stage comparator
function. The zero sequence input voltage from the SMAI block is connected as input to the
function through a group connection V3P in PCM600. This voltage is compared against the preset
value and a pickup signal will be set high if the input zero sequence voltage is greater than the
preset value 3V0PU. Trip signal will be set high after a time delay setting of t3V0. BLOCK input will
block the complete function. BLKTR will block the trip output. The zero sequence voltage will be
available as service value output as 3V0.
15.8.8.1 Identification
GUID-EDC20AC7-540D-43DE-8ABF-7A463E115950 v1
933
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
Negative sequence components are present in all types of fault condition. They can reach
considerably high values during abnormal operation.
LCNSPTOC (46)
I3P* TRIP
BLOCK RI
BLKTR
ANSI09000769-1-en.vsd
ANSI09000769 V1 EN-US
15.8.8.4 Signals
PID-3617-INPUTSIGNALS v4
PID-3617-OUTPUTSIGNALS v5
15.8.8.5 Settings
PID-3617-SETTINGS v5
934
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
Negative sequence overcurrent protection (LCNSPTOC, 46) is a definite time stage comparator
function. The negative sequence input current from the SMAI block is connected as input to the
function through a group connection I3P in PCM600. This current is compared against the preset
value and a pickup signal will be set high if the input negative sequence current is greater than the
preset value Pickup2. Trip signal will be set high after a time delay setting of tI2. BLOCK input will
block the complete function. BLKTR will block the trip output. The negative sequence current is
available as service value output I2.
935
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
15.8.9.1 Identification
GUID-581BA9F0-7886-4E46-84B6-37E8B6962934 v1
Zero sequence components are present in all abnormal conditions involving ground. They have a
considerably high value during ground faults.
LCZSPTOC (51N)
I3P* TRIP
BLOCK RI
BLKTR
ANSI09000770-1-en.vsd
ANSI09000770 V1 EN-US
15.8.9.4 Signals
PID-3632-INPUTSIGNALS v4
PID-3632-OUTPUTSIGNALS v5
936
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
15.8.9.5 Settings
PID-3632-SETTINGS v5
Zero sequence overcurrent protection (LCZSPTOC, 51N) is a definite time stage comparator
function. The zero sequence input current from the SMAI block is connected as input to the
function through a group connection I3P in PCM600. This current is compared against the preset
value and a pickup signal will be set high if the input zero sequence current is greater than the
preset value 3I0 PU. Trip signal will be set high after a time delay setting of t3I0. BLOCK input will
block the complete function. BLKTR will block the trip output. The zero sequence current is
available as service value output 3I0.
937
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
15.8.10.1 Identification
GUID-5FBC4309-C8FB-4CDF-A4D6-84E3A89C81B7 v1
Features:
LCP3PTOC (51)
I3P* TRIP
BLOCK TR_A
BLKTR TR_B
TR_C
RI
PU_A
PU_B
BFI_C
ANSI09000771-1-en.vsd
ANSI09000771 V1 EN-US
938
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
15.8.10.4 Signals
PID-3672-INPUTSIGNALS v4
PID-3672-OUTPUTSIGNALS v5
15.8.10.5 Settings
PID-3672-SETTINGS v5
939
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
Three phase overcurrent (LCP3PTOC, 51) is used for detecting over current conditions. LCP3PTOC
(51) pickups when the current exceeds the set limit PU 51. It operates with definite time (DT)
characteristics, that is, the function operates after a predefined time tOC and resets when the
fault current disappears. The function contains a blocking functionality. It is possible to block the
function output, timer or the function itself, if desired.
15.8.11.1 Identification
GUID-51A4DEE2-C549-483B-9BDD-8F79AD4CFE23 v1
940
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
Three phase undercurrent function (LCP3PTUC, 37) is designed for detecting loss of load
conditions.
Features:
LCP3PTUC (37)
I3P* TRIP
BLOCK TR_A
BLKTR TR_B
TR_C
RI
BFI_A
PU_B
BFI_C
ANSI09000772-1-en.vsd
ANSI09000772 V1 EN-US
15.8.11.4 Signals
PID-3673-INPUTSIGNALS v4
PID-3673-OUTPUTSIGNALS v5
941
Technical manual
Section 15 1MRK 505 344-UUS B
Scheme communication
15.8.11.5 Settings
PID-3673-SETTINGS v5
Three phase undercurrent (LCP3PTUC, 37) is used for detecting sudden load loss which is
considered as fault condition. LCP3PTUC (37) starts when the current is less than the set limit
PU_37. It operates with definite time (DT) characteristics, that is, the function operates after a
predefined time tUC and resets when the load current restores. The function contains a blocking
functionality. It is possible to block the function output, timer or the function itself, if desired.
942
Technical manual
1MRK 505 344-UUS B Section 15
Scheme communication
943
Technical manual
944
1MRK 505 344-UUS B Section 16
Logic
Section 16 Logic
16.1.1 Identification
SEMOD56226-2 v6
I->O
SYMBOL-K V1 EN-US
A function block for protection tripping is always provided as basic for each circuit breaker
involved in the tripping of the fault. It provides a settable pulse prolongation to ensure a trip pulse
of sufficient length, as well as all functionality necessary for correct co-operation with
autoreclosing functions.
The trip function block also includes a settable latch functionality for evolving faults and breaker
lock-out.
SMPPTRC (94)
BLOCK TRIP
BLKLKOUT TR_A
TRINP_3P TR_B
TRINP_A TR_C
TRINP_B TR1P
TRINP_C TR2P
PS_A TR3P
PS_B CLLKOUT
PS_C
1PTRZ
1PTRGF
P3PTR
SETLKOUT
RSTLKOUT
ANSI05000707-2-en.vsd
ANSI05000707 V2 EN-US
945
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
16.1.4 Signals
PID-3556-INPUTSIGNALS v3
PID-3556-OUTPUTSIGNALS v3
946
Technical manual
1MRK 505 344-UUS B Section 16
Logic
16.1.5 Settings
PID-3556-SETTINGS v2
The duration of a trip output signal from tripping logic common 3-phase output SMPPTRC (94) is
settable (tTripMin). The pulse length should be long enough to secure the breaker opening.
For three-pole tripping logic common 3-phase output, SMPPTRC (94) has a single input (TRINP_3P)
through which all trip output signals from the protection functions within the IED, or from external
protection functions via one or more of the IEDs binary inputs, are routed. It has a single trip
output (TRIP) for connection to one or more of the IEDs binary outputs, as well as to other
functions within the IED requiring this signal.
BLOCK
tTripMin TRIP
TRIN OR
AND t
Program = 3 phase
ANSI10000266-1-en.vsd
ANSI10000266 V1 EN-US
947
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
SMPPTRC (94) function for single-pole and two-pole tripping has additional phase segregated
inputs for this, as well as inputs for faulted phase selection. The latter inputs enable single- pole
and two-pole tripping for those functions which do not have their own phase selection capability,
and therefore which have just a single trip output and not phase segregated trip outputs for
routing through the phase segregated trip inputs of the expanded SMPPTRC (94) function.
Examples of such protection functions are the residual overcurrent protections. The expanded
SMPPTRC (94) function has two inputs for these functions, one for impedance tripping (for
example, carrier-aided tripping commands from the scheme communication logic), and one for
ground fault tripping (for example, tripping output from a residual overcurrent protection).
Additional logic, including a timer tWaitForPHS, secures a three-phase trip command for these
protection functions in the absence of the required phase selection signals.
The expanded SMPPTRC (94) function has three trip outputs TR_A, TR_B, TR_C (besides the trip
output TRIP), one per phase, for connection to one or more of the IEDs binary outputs, as well as
to other functions within the IED requiring these signals. There are also separate output signals
indicating single-pole, two-pole or three-pole trip. These signals are important for cooperation
with the autorecloser SMBRREC (79) function.
The expanded SMPPTRC (94) function is equipped with logic which secures correct operation for
evolving faults as well as for reclosing on to persistent faults. A special input is also provided
which disables single- pole and two-pole tripping, forcing all tripping to be three-pole.
In multi-breaker arrangements, one SMPPTRC (94) function block is used for each breaker. This
can be the case if single pole tripping and autoreclosing is used.
The breaker close lockout function can be activated from an external trip signal from another
protection function via input (SETLKOUT) or internally at a three-pole trip, if desired.
It is possible to lockout seal in the tripping output signals or use blocking of closing only the
choice is by setting TripLockout.
TRINP_A
TRINP_B
OR
TRINP_C
1PTRZ OR
1PTRGF
OR
TRINP_3P INTL_ABCTRIP
AND
Program = 3 phase
ANSI05000517-3-en.vsd
ANSI05000517 V3 EN-US
948
Technical manual
1MRK 505 344-UUS B Section 16
Logic
TRINP_3P
TRINP_A
PS_A
TR_A
OR
AND
TRINP_B
PS_B TR_B
OR
AND
TRINP_C
PS_C TR_C
OR
AND
OR
OR OR
- loop
-loop
OR
AND
AND
AND
1PTRGF AND tWaitForPHS
1PTRZ OR
ANSI10000056-3-en.vsd
ANSI10000056 V3 EN-US
949
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
tTripMin
tEvolvingFault
tTripMin
tEvolvingFault
tTripMin
tEvolvingFault
ANSI05000519-3-en.vsdx
ANSI05000519 V3 EN-US
950
Technical manual
1MRK 505 344-UUS B Section 16
Logic
BLOCK
tTripMin
tEvolvingFault
tTripMin
tEvolvingFault
tTripMin
tEvolvingFault
ANSI05000520-4-en.vsdx
ANSI05000520 V4 EN-US
951
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
ANSI05000521-3.vsd
ANSI05000521 V3 EN-US
952
Technical manual
1MRK 505 344-UUS B Section 16
Logic
16.2.1 Identification
SEMOD167882-2 v3
The trip matrix logic TMAGAPC function is used to route trip signals and other logical output
signals to different output contacts on the IED.
The trip matrix logic function has 3 output signals and these outputs can be connected to physical
tripping outputs according to the specific application needs for settable pulse or steady output.
TMAGAPC
BLOCK OUTPUT1
BLK1 OUTPUT2
BLK2 OUTPUT3
BLK3
INPUT1
INPUT2
INPUT3
INPUT4
INPUT5
INPUT6
INPUT7
INPUT8
INPUT9
INPUT10
INPUT11
INPUT12
INPUT13
INPUT14
INPUT15
INPUT16
INPUT17
INPUT18
INPUT19
INPUT20
INPUT21
INPUT22
INPUT23
INPUT24
INPUT25
INPUT26
INPUT27
INPUT28
INPUT29
INPUT30
INPUT31
INPUT32
IEC13000197-1-en.vsd
IEC13000197 V1 EN-US
953
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
16.2.4 Signals
PID-4125-INPUTSIGNALS v7
954
Technical manual
1MRK 505 344-UUS B Section 16
Logic
PID-4125-OUTPUTSIGNALS v7
16.2.5 Settings
PID-4125-SETTINGS v7
The trip matrix logic (TMAGAPC) block is provided with 32 input signals and 3 output signals. The
function block incorporates internal logic OR gates in order to provide grouping of connected
input signals to the three output signals from the function block.
Internal built-in OR logic is made in accordance with the following three rules:
1. when any one of first 16 inputs signals (INPUT1 to INPUT16) has logical value 1 the first output
signal (OUTPUT1) will get logical value 1.
2. when any one of second 16 inputs signals (INPUT17 to INPUT32) has logical value 1 the second
output signal (OUTPUT2) will get logical value 1.
3. when any one of all 32 input signals (INPUT1 to INPUT32) has logical value 1 the third output
signal (OUTPUT3) will get logical value 1.
955
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
PulseTime
t
AND
ModeOutput1
INPUT 1
OUTPUT 1
OR
0-OnDelay 0 AND
OR
0 0-OffDelay
INPUT 16
PulseTime
t
AND
ModeOutput2
INPUT 17
OUTPUT 2
OR
0-OnDelay 0 AND
OR
0 0-OffDelay
INPUT 32
PulseTime
t
AND
ModeOutput3
OUTPUT 3
OR
0-OnDelay 0 AND
OR
0 0-OffDelay
ANSI10000055-3-en.vsd
ANSI10000055 V3 EN-US
956
Technical manual
1MRK 505 344-UUS B Section 16
Logic
The group alarm logic function ALMCALH is used to route several alarm signals to a common
indication, LED and/or contact, in the IED.
ALMCALH
BLOCK ALARM
INPUT1
INPUT2
INPUT3
INPUT4
INPUT5
INPUT6
INPUT7
INPUT8
INPUT9
INPUT10
INPUT11
INPUT12
INPUT13
INPUT14
INPUT15
INPUT16
IEC13000181-1-en.vsd
IEC13000181 V1 EN-US
16.3.4 Signals
PID-4126-INPUTSIGNALS v3
957
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
PID-4126-OUTPUTSIGNALS v3
16.3.5 Settings
PID-4126-SETTINGS v3
The logic for group alarm ALMCALH block is provided with 16 input signals and one ALARM output
signal. The function block incorporates internal logic OR gate in order to provide grouping of
connected input signals to the output ALARM signal from the function block.
When any one of 16 input signals (INPUT1 to INPUT16) has logical value 1, the ALARM output signal
will get logical value 1.
The function has a drop-off delay of 200 ms when all inputs are reset to provide a steady signal.
Input 1
ALARM
1 200 ms
0
Input 16
ANSI13000191-1-en.vsd
ANSI13000191 V1 EN-US
958
Technical manual
1MRK 505 344-UUS B Section 16
Logic
The group warning logic function WRNCALH is used to route several warning signals to a common
indication, LED and/or contact, in the IED.
WRNCALH
BLOCK WARNING
INPUT1
INPUT2
INPUT3
INPUT4
INPUT5
INPUT6
INPUT7
INPUT8
INPUT9
INPUT10
INPUT11
INPUT12
INPUT13
INPUT14
INPUT15
INPUT16
IEC13000182-1-en.vsd
IEC13000182 V1 EN-US
959
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
16.4.4 Signals
PID-4127-INPUTSIGNALS v3
PID-4127-OUTPUTSIGNALS v3
16.4.5 Settings
PID-4127-SETTINGS v3
The logic for group warning WRNCALH block is provided with 16 input signals and 1 WARNING
output signal. The function block incorporates internal logic OR gate in order to provide grouping
of connected input signals to the output WARNING signal from the function block.
960
Technical manual
1MRK 505 344-UUS B Section 16
Logic
When any one of 16 input signals (INPUT1 to INPUT16) has logical value 1, the WARNING output
signal will get logical value 1.
The function has a drop-off delay of 200 ms when all inputs are reset to provide a steady signal.
INPUT1
WARNING
1 200 ms
0
INPUT16
ANSI13000192-1-en.vsd
ANSI13000192 V1 EN-US
The group indication logic function INDCALH is used to route several indication signals to a
common indication, LED and/or contact, in the IED.
961
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
INDCALH
BLOCK IND
INPUT1
INPUT2
INPUT3
INPUT4
INPUT5
INPUT6
INPUT7
INPUT8
INPUT9
INPUT10
INPUT11
INPUT12
INPUT13
INPUT14
INPUT15
INPUT16
IEC13000183-1-en.vsd
IEC13000183 V1 EN-US
16.5.4 Signals
PID-4128-INPUTSIGNALS v4
PID-4128-OUTPUTSIGNALS v4
962
Technical manual
1MRK 505 344-UUS B Section 16
Logic
16.5.5 Settings
PID-4128-SETTINGS v4
The logic for group indication INDCALH block is provided with 16 input signals and 1 IND output
signal. The function block incorporates internal logic OR gate in order to provide grouping of
connected input signals to the output IND signal from the function block.
When any one of 16 input signals (INPUT1 to INPUT16) has logical value 1, the IND output signal will
get logical value 1.
The function has a drop-off delay of 200 ms when all inputs are reset to provide a steady signal.
INPUT1
IND
1 200 ms
0
INPUT16
ANSI13000193-1-en.vsd
ANSI13000193 V1 EN-US
The basic configurable logic blocks do not propagate the time stamp and quality of signals (have
no suffix QT at the end of their function name). A number of logic blocks and timers are always
available as basic for the user to adapt the configuration to the specific application needs. The list
below shows a summary of the function blocks and their features.
These logic blocks are also available as part of an extension logic package with the same number
of instances.
• AND function block. Each block has four inputs and two outputs where one is inverted.
963
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
• GATE function block is used for whether or not a signal should be able to pass from the input
to the output.
• INVERTER function block that inverts one input signal to the output.
• LLD function block. Loop delay used to delay the output signal one execution cycle.
• OR function block. Each block has up to six inputs and two outputs where one is inverted.
• PULSETIMER function block can be used, for example, for pulse extensions or limiting of
operation of outputs, settable pulse time.
• RSMEMORY function block is a flip-flop that can reset or set an output from two inputs
respectively. Each block has two outputs where one is inverted. The memory setting controls
if, after a power interruption, the flip-flop resets or returns to the state it had before the
power interruption. RESET input has priority.
• SRMEMORY function block is a flip-flop that can set or reset an output from two inputs
respectively. Each block has two outputs where one is inverted. The memory setting controls
if, after a power interruption, the flip-flop resets or returns to the state it had before the
power interruption. The SET input has priority.
• TIMERSET function has pick-up and drop-out delayed outputs related to the input signal. The
timer has a settable time delay.
• XOR function block. Each block has two outputs where one is inverted.
M11453-3 v4
The AND function is used to form general combinatory expressions with boolean variables. The
AND function block has up to four inputs and two outputs. One of the outputs is inverted.
AND
INPUT1 OUT
INPUT2 NOUT
INPUT3
INPUT4
IEC14000071-1-en.vsd
IEC14000071 V1 EN-US
964
Technical manual
1MRK 505 344-UUS B Section 16
Logic
16.6.1.2 Signals
PID-3437-INPUTSIGNALS v4
PID-3437-OUTPUTSIGNALS v4
M11489-3 v2
The Controllable gate function block (GATE) is used for controlling if a signal should be able to
pass from the input to the output or not depending on a setting.
GATE
INPUT OUT
IEC04000410-2-en.vsd
IEC04000410 V2 EN-US
16.6.2.2 Signals
PID-3801-INPUTSIGNALS v4
965
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
PID-3801-OUTPUTSIGNALS v3
16.6.2.3 Settings
PID-3801-SETTINGS v4
INV
INPUT OUT
IEC04000404_2_en.vsd
IEC04000404 V2 EN-US
16.6.3.2 Signals
PID-3803-INPUTSIGNALS v4
PID-3803-OUTPUTSIGNALS v3
966
Technical manual
1MRK 505 344-UUS B Section 16
Logic
GUID-64B24094-010D-4B8F-8B7B-DDD49499AAE5 v3
The Logic loop delay function block (LLD) function is used to delay the output signal one execution
cycle, that is, the cycle time of the function blocks used.
LLD
INPUT OUT
IEC15000144.vsd
IEC15000144 V1 EN-US
16.6.4.2 Signals
PID-3805-INPUTSIGNALS v4
PID-3805-OUTPUTSIGNALS v4
967
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
M11449-3 v2
The OR function is used to form general combinatory expressions with boolean variables. The OR
function block has up to six inputs and two outputs. One of the outputs is inverted.
OR
INPUT1 OUT
INPUT2 NOUT
INPUT3
INPUT4
INPUT5
INPUT6
IEC04000405_2_en.vsd
IEC04000405 V2 EN-US
16.6.5.2 Signals
PID-3806-INPUTSIGNALS v4
PID-3806-OUTPUTSIGNALS v4
968
Technical manual
1MRK 505 344-UUS B Section 16
Logic
M11466-3 v3
The pulse (PULSETIMER) function can be used, for example, for pulse extensions or limiting the
operation time of outputs. The PULSETIMER has a settable length. When the input is 1, the output
will be 1 for the time set by the time delay parameter t. Then it returns to 0.
PULSETIMER
INPUT OUT
IEC04000407-3-en.vsd
IEC04000407 V3 EN-US
16.6.6.2 Signals
PID-3808-INPUTSIGNALS v4
PID-3808-OUTPUTSIGNALS v4
16.6.6.3 Settings
PID-3808-SETTINGS v4
969
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
GUID-4C804DEA-3C83-4C20-82C6-BAD03BD48242 v4
The Reset-set with memory function block (RSMEMORY) is a flip-flop with memory that can reset
or set an output from two inputs respectively. Each RSMEMORY function block has two outputs,
where one is inverted. The memory setting controls if, after a power interruption, the flip-flop
resets or returns to the state it had before the power interruption. For a Reset-Set flip-flop, RESET
input has higher priority over SET input.
RSMEMORY
SET OUT
RESET NOUT
IEC09000294-1-en.vsd
IEC09000294 V1 EN-US
16.6.7.2 Signals
PID-3811-INPUTSIGNALS v4
PID-3811-OUTPUTSIGNALS v4
970
Technical manual
1MRK 505 344-UUS B Section 16
Logic
16.6.7.3 Settings
PID-3811-SETTINGS v4
M11485-3 v4
The Set-reset with memory function block (SRMEMORY) is a flip-flop with memory that can set or
reset an output from two inputs respectively. Each SRMEMORY function block has two outputs,
where one is inverted. The memory setting controls if, after a power interruption, the flip-flop
resets or returns to the state it had before the power interruption. The input SET has priority.
SRMEMORY
SET OUT
RESET NOUT
IEC04000408_2_en.vsd
IEC04000408 V2 EN-US
971
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
16.6.8.2 Signals
PID-3813-INPUTSIGNALS v4
PID-3813-OUTPUTSIGNALS v4
16.6.8.3 Settings
PID-3813-SETTINGS v4
M11494-3 v3
The Settable timer function block (TIMERSET) timer has two outputs for the delay of the input
signal at drop-out and at pick-up. The timer has a settable time delay. It also has an Operation
setting Enabled and Disabled that controls the operation of the timer.
972
Technical manual
1MRK 505 344-UUS B Section 16
Logic
Input
tdelay
On
Off
tdelay
t
IEC08000289-2-en.vsd
IEC08000289 V2 EN-US
TIMERSET
INPUT ON
OFF
IEC04000411-2-en.vsd
IEC04000411 V2 EN-US
16.6.9.2 Signals
PID-3815-INPUTSIGNALS v4
PID-3815-OUTPUTSIGNALS v4
973
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
16.6.9.3 Settings
PID-3815-SETTINGS v4
M11477-3 v4
The exclusive OR function (XOR) is used to generate combinatory expressions with boolean
variables. XOR has two inputs and two outputs. One of the outputs is inverted. The output signal
OUT is 1 if the input signals are different and 0 if they are the same.
XOR
INPUT1 OUT
INPUT2 NOUT
IEC04000409-2-en.vsd
IEC04000409 V2 EN-US
974
Technical manual
1MRK 505 344-UUS B Section 16
Logic
16.6.10.2 Signals
PID-3817-INPUTSIGNALS v2
PID-3817-OUTPUTSIGNALS v2
The configurable logic blocks QT propagate the time stamp and the quality of the input signals
(have suffix QT at the end of their function name). The propagation of information is part of the
IEC 61850 capabilities.
The function blocks assist the user to adapt the IEDs' configuration to the specific application
needs. The list below shows a summary of the function blocks and their features.
• ANDQT AND function block. The function also propagates the time stamp and the quality of
input signals. Each block has four inputs and two outputs where one is inverted.
• INDCOMBSPQT combines single input signals to group signal. Single position input is copied
to value part of SP_OUT output. TIME input is copied to time part of SP_OUT output. Quality
input bits are copied to the corresponding quality part of SP_OUT output.
• INDEXTSPQT extracts individual signals from a group signal input. The value part of single
position input is copied to SI_OUT output. The time part of single position input is copied to
TIME output. The quality bits in the common part and the indication part of inputs signal are
copied to the corresponding quality output.
• INVALIDQT function which sets quality invalid of outputs according to a "valid" input. Inputs
are copied to outputs. If input VALID is 0, or if its quality invalid bit is set, all outputs invalid
975
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
quality bit will be set to invalid. The time stamp of an output will be set to the latest time
stamp of INPUT and VALID inputs.
• INVERTERQT function block that inverts the input signal and propagates the time stamp and
the quality of the input signal.
• ORQT OR function block that also propagates the time stamp and the quality of the input
signals. Each block has six inputs and two outputs where one is inverted.
• PULSETIMERQT Pulse timer function block can be used, for example, for pulse extensions or
limiting of operation of outputs. The function also propagates the time stamp and the quality
of the input signal.
• RSMEMORYQT function block is a flip-flop that can reset or set an output from two inputs
respectively. Each block has two outputs where one is inverted. The memory setting controls
if the block after a power interruption should return to the state before the interruption, or be
reset. The function also propagates the time stamp and the quality of the input signal.
• SRMEMORYQT function block is a flip-flop that can set or reset an output from two inputs
respectively. Each block has two outputs where one is inverted. The memory setting controls
if the block after a power interruption should return to the state before the interruption, or be
reset. The function also propagates the time stamp and the quality of the input signal.
• TIMERSETQT function has pick-up and drop-out delayed outputs related to the input signal.
The timer has a settable time delay. The function also propagates the time stamp and the
quality of the input signal.
• XORQT XOR function block. The function also propagates the time stamp and the quality of
the input signals. Each block has two outputs where one is inverted.
The ANDQT function is used to form general combinatory expressions with boolean variables. The
ANDQT function block has four inputs and two outputs. It can propagate the quality, value and
timestamps of the signals via IEC61850.
ANDQT
INPUT1 OUT
INPUT2 NOUT
INPUT3
INPUT4
IEC09000297-1-en.vsd
IEC09000297 V1 EN-US
976
Technical manual
1MRK 505 344-UUS B Section 16
Logic
PID-3800-INPUTSIGNALS v4
PID-3800-OUTPUTSIGNALS v4
GUID-EEBD65A5-394C-4ECD-BF6F-D556B610FC57 v2
The value of single point input (SP_IN) is copied to the value part of the SP_OUT output. The TIME
input is copied to the time part of the SP_OUT output. State input bits are copied to the
corresponding state part of the SP_OUT output. If the state or value on the SP_OUT output
changes, the Event bit in the state part is toggled.
INDCOMBSPQT can propagate the quality, the value and the time stamps of the signals via
IEC61850.
INDCOMBSPQT
SP_IN* SP_OUT
TIME*
BLOCKED*
SUBST*
INVALID*
TEST*
IEC15000146.vsd
IEC15000146 V1 EN-US
977
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
PID-3792-INPUTSIGNALS v2
PID-3792-OUTPUTSIGNALS v2
GUID-9B700C69-4DAE-434A-BCE6-CE2D1139680A v2
The value part of the single point input signal SI_IN is copied to SI_OUT output. The time part of
single point input is copied to the TIME output. The state bits in the common part and the
indication part of the input signal are copied to the corresponding state output.
INDEXTSPQT can propagate the quality, the value and the time stamps of the signals via IEC61850.
978
Technical manual
1MRK 505 344-UUS B Section 16
Logic
INDEXTSPQT
SI_IN* SI_OUT
TIME
BLOCKED
SUBST
INVALID
TEST
IEC14000067-1-en.vsd
IEC14000067 V1 EN-US
PID-3821-INPUTSIGNALS v2
PID-3821-OUTPUTSIGNALS v2
The values of the input signals INPUTx (where 1<x<16) are copied to the outputs OUTPUTx (where
1<x<16). If the input VALID is 0 or if its quality bit is set invalid, all outputs OUTPUTx (where
1<x<16) quality bit will be set to invalid. The time stamp of any output OUTPUTx (where 1<x<16)
will be set to the latest time stamp of any input and the input VALID.
979
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
INVALIDQT can propagate the quality, the value and the time stamps of the signals via IEC61850.
INVALIDQT
INPUT1 OUTPUT1
INPUT2 OUTPUT2
INPUT3 OUTPUT3
INPUT4 OUTPUT4
INPUT5 OUTPUT5
INPUT6 OUTPUT6
INPUT7 OUTPUT7
INPUT8 OUTPUT8
INPUT9 OUTPUT9
INPUT10 OUTPUT10
INPUT11 OUTPUT11
INPUT12 OUTPUT12
INPUT13 OUTPUT13
INPUT14 OUTPUT14
INPUT15 OUTPUT15
INPUT16 OUTPUT16
VALID
iec08000169.vsd
IEC08000169 V1 EN-US
PID-3822-INPUTSIGNALS v4
980
Technical manual
1MRK 505 344-UUS B Section 16
Logic
PID-3822-OUTPUTSIGNALS v4
The INVERTERQT function block inverts one binary input signal to the output. It can propagate the
quality, value and the time stamps of the signals via IEC61850.
INVERTERQT
INPUT OUT
IEC09000299-1-en.vsd
IEC09000299 V1 EN-US
981
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
PID-3804-INPUTSIGNALS v4
PID-3804-OUTPUTSIGNALS v4
GUID-F8AECD9C-83FC-4025-9AB5-809D88122277 v3
The ORQT function block (ORQT) is used to form general combinatory expressions OR with
boolean variables. ORQT function block has up to six inputs and two outputs. One of the outputs
is inverted. It can propagate the quality, value and the timestamps of the signals via IEC61850.
ORQT
INPUT1 OUT
INPUT2 NOUT
INPUT3
INPUT4
INPUT5
INPUT6
IEC09000298-1-en.vsd
IEC09000298 V1 EN-US
982
Technical manual
1MRK 505 344-UUS B Section 16
Logic
PID-3807-INPUTSIGNALS v4
PID-3807-OUTPUTSIGNALS v4
GUID-D930E5A7-C564-4464-B97F-C72B4801C917 v3
The pulse timer function block (PULSETIMERQT) can be used, for example, for pulse extensions or
for limiting the operation time of the outputs. PULSETIMERQT has a settable output pulse length.
When the input goes to 1, the output will be 1 for the time set by the time delay parameter t. Then
it returns to 0.
When the output changes value, the time stamp of the output signal is updated.
The supported “quality” state bits are propagated from the input to the output at each execution
cycle. A change of these bits will not lead to an updated time stamp on the output.
PULSETIMERQT can propagate the quality, value and the time stamps of the signals via IEC61850.
983
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
PULSETIMERQT
INPUT OUT
IEC15000145.vsd
IEC15000145 V1 EN-US
PID-3810-INPUTSIGNALS v4
PID-3810-OUTPUTSIGNALS v4
16.7.7.3 Settings
PID-3810-SETTINGS v4
GUID-32A1B759-2ED8-45B3-8385-762167626CE2 v4
The Reset-set function (RSMEMORYQT) is a flip-flop with memory that can reset or set an output
from two inputs respectively. Each RSMEMORYQT function block has two outputs, where one is
inverted. The memory setting controls if, after a power interruption, the flip-flop resets or returns
to the state it had before the power interruption. For a Reset-Set flip-flop, the RESET input has
higher priority than the SET input.
984
Technical manual
1MRK 505 344-UUS B Section 16
Logic
RSMEMORYQT can propagate the quality, the value and the time stamps of the signals via
IEC61850.
RSMEMORYQT
SET OUT
RESET NOUT
IEC14000069-1-en.vsd
IEC14000069 V1 EN-US
PID-3812-INPUTSIGNALS v4
PID-3812-OUTPUTSIGNALS v4
16.7.8.3 Settings
PID-3812-SETTINGS v4
985
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
GUID-39060D4B-9AA7-4505-9487-88B2CBC534F0 v4
The Set-reset function (SRMEMORYQT) is a flip-flop with memory that can set or reset an output
from two inputs respectively. Each SRMEMORYQT function block has two outputs, where one is
inverted. The memory setting controls if, after a power interruption, the flip-flop resets or returns
to the state it had before the power interruption. The SET input has priority.
SRMEMORYQT can propagate the quality, the value and the time stamps of the signals via
IEC61850.
SRMEMORYQT
SET OUT
RESET NOUT
IEC14000070-1-en.vsd
IEC14000070 V1 EN-US
PID-3814-INPUTSIGNALS v4
986
Technical manual
1MRK 505 344-UUS B Section 16
Logic
PID-3814-OUTPUTSIGNALS v4
16.7.9.3 Settings
PID-3814-SETTINGS v4
GUID-3830BCA7-4876-481E-B5AC-2104675232E7 v4
The Settable timer function block (TIMERSETQT) has two outputs for delay of the input signal at
pick-up and drop-out. The timer has a settable time delay (t). It also has an Operation setting
On/Off that controls the operation of the timer.
When the output changes value, the timestamp of the output signal is updated. The supported
“quality” state bits are propagated from the input to the output at each execution cycle. A change
of these bits will not lead to an updated timestamp on the output.
TIMERSETQT can propagate the quality, value and the timestamps of the signals via IEC61850.
TIMERSETQT
INPUT ON
OFF
IEC14000068-1-en.vsd
IEC14000068 V1 EN-US
987
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
PID-3816-INPUTSIGNALS v4
PID-3816-OUTPUTSIGNALS v4
16.7.10.3 Settings
PID-3816-SETTINGS v4
GUID-62986D87-1690-499E-B8D3-1F51D2DA191E v3
The exclusive OR function (XORQT) function is used to generate combinatory expressions with
boolean variables. XORQT function has two inputs and two outputs. One of the outputs is
inverted. The output signal OUT is 1 if the input signals are different and 0 if they are equal.
988
Technical manual
1MRK 505 344-UUS B Section 16
Logic
XORQT can propagate the quality, value and time stamps of the signals via IEC61850.
XORQT
INPUT1 OUT
INPUT2 NOUT
IEC09000300-1-en.vsd
IEC09000300 V1 EN-US
PID-3818-INPUTSIGNALS v4
PID-3818-OUTPUTSIGNALS v4
When extra configurable logic blocks are required, an additional package can be ordered.
989
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
GUID-19810098-1820-4765-8F0B-7D585FFC0C78 v6
16.9.1 Identification
SEMOD167904-2 v2
The Fixed signals function FXDSIGN generates nine pre-set (fixed) signals that can be used in the
configuration of an IED, either for forcing the unused inputs in other function blocks to a certain
level/value, or for creating certain logic. Boolean, integer, floating point, string types of signals are
available.
990
Technical manual
1MRK 505 344-UUS B Section 16
Logic
FXDSIGN
OFF
ON
INTZERO
INTONE
INTALONE
REALZERO
STRNULL
ZEROSMPL
GRP_OFF
IEC05000445-3-en.vsd
IEC05000445 V3 EN-US
16.9.4 Signals
PID-6191-OUTPUTSIGNALS v4
16.9.5 Settings
PID-1325-SETTINGS v11
The function does not have any settings available in Local HMI or Protection and Control IED
Manager (PCM600).
991
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
16.10.1 Identification
SEMOD175721-2 v2
SEMOD175725-4 v4
Boolean 16 to integer conversion function B16I is used to transform a set of 16 binary (logical)
signals into an integer.
B16I
BLOCK OUT
IN1
IN2
IN3
IN4
IN5
IN6
IN7
IN8
IN9
IN10
IN11
IN12
IN13
IN14
IN15
IN16
IEC07000128-2-en.vsd
IEC07000128 V2 EN-US
16.10.3 Signals
PID-3606-INPUTSIGNALS v4
992
Technical manual
1MRK 505 344-UUS B Section 16
Logic
PID-3606-OUTPUTSIGNALS v3
The function does not have any parameters available in the local HMI or PCM600.
The Boolean 16 to integer conversion function (B16I) will transfer a combination of up to 16 binary
inputs INx, where 1≤x≤16, to an integer. Each INx represents a value according to the table below
from 0 to 32768. This follows the general formula: INx = 2x-1 where 1≤x≤16. The sum of all the values
on the activated INx will be available on the output OUT as a sum of the integer values of all the
inputs INx that are activated. OUT is an integer. When all INx (where 1≤x≤16) are activated, that is =
Boolean 1, it corresponds to that integer 65535 is available on the output OUT. The B16I function is
designed for receiving up to 16 booleans input locally. If the BLOCK input is activated, it will freeze
the output at the last value.
Values of each of the different OUTx from function block B16I for 1≤x≤16.
993
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
The sum of the value on each INx corresponds to the integer presented on the output OUT on the
function block B16I
The sum of the numbers in column “Value when activated” when all INx (where 1≤x≤16) are active
that is=1; is 65535. 65535 is the highest boolean value that can be converted to an integer by the
B16I function block.
994
Technical manual
1MRK 505 344-UUS B Section 16
Logic
16.11.1 Identification
SEMOD175757-2 v5
Boolean to integer conversion with logical node representation, 16 bit (BTIGAPC) is used to
transform a set of 16 boolean (logical) signals into an integer. The block input will freeze the
output at the last value.
BTIGAPC
BLOCK OUT
IN1
IN2
IN3
IN4
IN5
IN6
IN7
IN8
IN9
IN10
IN11
IN12
IN13
IN14
IN15
IN16
IEC13000303-1-en.vsd
IEC13000303 V1 EN-US
16.11.4 Signals
PID-6944-INPUTSIGNALS v2
995
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
PID-6944-OUTPUTSIGNALS v2
The function does not have any parameters available in the local HMI or PCM600.
The Boolean 16 to integer conversion with logic node representation function (BTIGAPC) will
transfer a combination of up to 16 binary inputs INx, where 1≤x≤16, to an integer. Each INx
represents a value according to the table below from 0 to 32768. This follows the general formula:
INx = 2x-1 where 1≤x≤16. The sum of all the values on the activated INx will be available on the
output OUT as a sum of the integer values of all the inputs INx that are activated. OUT is an
integer. When all INx (where 1≤x≤16) are activated, that is = Boolean 1, it corresponds to that
integer 65535 is available on the output OUT. If the BLOCK input is activated, it will freeze the
logical outputs at the last value.
Values of each of the different OUTx from function block BTIGAPC for 1≤x≤16.
The sum of the value on each INx corresponds to the integer presented on the output OUT on the
function block BTIGAPC.
996
Technical manual
1MRK 505 344-UUS B Section 16
Logic
The sum of the numbers in column “Value when activated” when all INx (where 1≤x≤16) are active
that is=1; is 65535. 65535 is the highest boolean value that can be converted to an integer by the
BTIGAPC function block.
16.12.1 Identification
SEMOD167941-2 v2
997
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
Integer to boolean 16 conversion function IB16 is used to transform an integer into a set of 16
binary (logical) signals.
IB16
BLOCK OUT1
INP OUT2
OUT3
OUT4
OUT5
OUT6
OUT7
OUT8
OUT9
OUT10
OUT11
OUT12
OUT13
OUT14
OUT15
OUT16
ANSI06000501-1-en.vsd
ANSI06000501 V1 EN-US
16.12.4 Signals
PID-3496-INPUTSIGNALS v4
PID-3496-OUTPUTSIGNALS v4
998
Technical manual
1MRK 505 344-UUS B Section 16
Logic
The function does not have any parameters available in local HMI or Protection and Control IED
Manager (PCM600)
With integer 15 on the input INP the OUT1 = OUT2 = OUT3= OUT4 =1 and the remaining OUTx = 0
for (5≤x≤16).
OUTx represents a value when activated. The value of each of the OUTx is in accordance with the
table IB16_1. When not activated the OUTx has the value 0.
In the above example when integer 15 is on the input INP the OUT1 has a value =1, OUT2 has a value
=2, OUT3 has a value =4 and OUT4 has a value =8. The sum of these OUTx is equal to 1 + 2 + 4 + 8 =
15.
This follows the general formulae: The sum of the values of all OUTx = 2x-1 where 1≤x≤16 will be
equal to the integer value on the input INP.
The Integer to Boolean 16 conversion function (IB16) will transfer an integer with a value between 0
to 65535 connected to the input INP to a combination of activated outputs OUTx where 1≤x≤16.
The sum of the values of all OUTx will then be equal to the integer on input INP. The values of the
different OUTx are according to the table below. When an OUTx is not activated, its value is 0.
When all OUTx where 1≤x≤16 are activated that is = Boolean 1 it corresponds to that integer 65535
is connected to input INP. The IB16 function is designed for receiving the integer input locally. If
the BLOCK input is activated, it will freeze the logical outputs at the last value.
Values of each of the different OUTx from function block IB16 for 1≤x≤16.
The sum of the value on each INx corresponds to the integer presented on the output OUT on the
function block IB16.
999
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
The sum of the numbers in column “Value when activated” when all OUTx (where x = 1 to 16) are
active that is=1; is 65535. 65535 is the highest integer that can be converted by the IB16 function
block.
16.13.1 Identification
SEMOD167944-2 v4
1000
Technical manual
1MRK 505 344-UUS B Section 16
Logic
Integer to boolean conversion with logic node representation function ITBGAPC is used to
transform an integer which is transmitted over IEC 61850 and received by the function to 16 binary
coded (logic) output signals.
ITBGAPC function can only receive remote values over IEC 61850 when the R/L (Remote/Local)
push button on the front HMI, indicates that the control mode for the operator is in position R
(Remote i.e. the LED adjacent to R is lit ), and the corresponding signal is connected to the input
PSTO ITBGAPC function block. The input BLOCK will freeze the output at the last received value
and blocks new integer values to be received and converted to binary coded outputs.
ITBGAPC
BLOCK OUT1
PSTO OUT2
OUT3
OUT4
OUT5
OUT6
OUT7
OUT8
OUT9
OUT10
OUT11
OUT12
OUT13
OUT14
OUT15
OUT16
IEC14000012-1-en.vsd
IEC14000012 V1 EN-US
16.13.4 Signals
PID-3627-INPUTSIGNALS v6
PID-3627-OUTPUTSIGNALS v6
1001
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
16.13.5 Settings
GUID-F573CA16-4821-4203-970A-F7D01AF5E63B v1
This function does not have any setting parameters.
An example is used to explain the principle of operation: With integer 15 sent to and received by
the ITBGAPC function on the IEC61850 the OUTx changes from 0 to 1 on each of the OUT1; OUT2
OUT3 and OUT4. All other OUTx (5≤x≤16) remains 0. The boolean interpretation of this is
represented by the assigned values of each of the outputs OUT1 = 1; and OUT2 = 2; and OUT3= 4;
and OUT4 = 8. The sum of these OUTx (1≤x≤4) is equal to the integer 15 received via the IEC61850
network. The remaining OUTx = 0 for (5≤x≤16).
OUTx represents a value when activated. The value of each of the OUTx is in accordance with the
Table 768. When not activated the OUTx has the value 0.
The value of each OUTx for 1≤x≤16 (1≤x≤16) follows the general formulae: OUTx = 2x-1 The sum of
the values of all activated OUTx = 2x-1 where 1≤x≤16 will be equal to the integer value received over
IEC61850 to the ITBGAPC_1 function block.
The Integer to Boolean 16 conversion with logic node representation function (ITBGAPC) will
transfer an integer with a value between 0 to 65535 communicated via IEC61850 and connected to
the ITBGAPC function block to a combination of activated outputs OUTx where 1≤x≤16. The values
represented by the different OUTx are according to Table 768. When an OUTx is not activated, its
value is 0.
The ITBGAPC function is designed for receiving the integer input from a station computer - for
example, over IEC 61850. If the BLOCK input is activated, it will freeze the logical outputs at the
last value.
1002
Technical manual
1MRK 505 344-UUS B Section 16
Logic
The sum of the numbers in column “Value when activated” when all OUTx (1≤x≤16) are active
equals 65535. This is the highest integer that can be converted to boolean by the ITBGAPC
function block.
The operator position input (PSTO) determines the operator place. The integer number that is
communicated to the ITBGAPC can only be written to the block while the PSTO is in position
“Remote”. If PSTO is in position ”Off” or ”Local”, then no changes are applied to the outputs.
1003
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
Elapsed Time Integrator (TEIGAPC) function is a function that accumulates the elapsed time when
a given binary signal has been high, see also Figure 553.
BLOCK
RESET
IN Time Integration ACCTIME
with Retain
q-1
a
OVERFLOW
AND
a>b
999 999 s b
a
WARNING
AND
a>b
tWarning b
a
ALARM
AND
a>b
tAlarm b
IEC13000290 V2 EN-US
1004
Technical manual
1MRK 505 344-UUS B Section 16
Logic
TEIGAPC
BLOCK WARNING
IN ALARM
RESET OVERFLOW
ACCTIME
IEC14000014-1-en.vsd
IEC14000014 V1 EN-US
16.14.4 Signals
PID-4047-INPUTSIGNALS v5
PID-4047-OUTPUTSIGNALS v5
16.14.5 Settings
PID-4047-SETTINGS v5
1005
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
• time integration, accumulating the elapsed time when a given binary signal has been high
• blocking and reset of the total integrated time
• supervision of limit transgression and overflow, the overflow limit is fixed to 999999.9
seconds
• retaining of the integrated value
Figure 555 describes the simplified logic of the function where the block “Time Integration“ covers
the logics for the first two items listed above while the block “Transgression Supervision Plus
Retain“ contains the logics for the last two.
Loop Delay
tWarning
OVERFLOW
tAlarm
Transgression Supervision WARNING
Plus Retain
ALARM
BLOCK
RESET ACCTIME
Time Integration
IN
Loop Delay
IEC12000195-3-en.vsd
IEC12000195 V3 EN-US
1006
Technical manual
1MRK 505 344-UUS B Section 16
Logic
The ACCTIME output represents the integrated time in seconds while tOverflow, tAlarm and
tWarning are the time limit parameters in seconds.
tAlarm and tWarning are user settable limits. They are also independent, that is, there is no check
if tAlarm > tWarning.
tAlarm and tWarning are possible to be defined with a resolution of 10 ms, depending on the level
of the defined values for the parameters.
The limit for the overflow supervision is fixed at 999999.9 seconds. The outputs freeze if an
overflow occurs.
In principle, a shorter function cycle time, longer integrated time length or more pulses may lead
to reduced accuracy.
1007
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
The function gives the possibility to monitor the level of integer values in the system relative to
each other or to a fixed value. It is a basic arithmetic function that can be used for monitoring,
supervision, interlocking and other logics.
INTCOMP
INPUT INEQUAL
REF INHIGH
INLOW
IEC15000052-1-en.vsdx
IEC15000052 V1 EN-US
The selection of reference value for comparison can be done through setting RefSource. If
RefSource is selected as REF then the reference value for comparison is taken from second input
signal (REF). If RefSource is selected as SetValue then the reference value for comparison is taken
from setting (SetValue).
The comparison can be done either between absolute values or signed values and it depends on
the setting EnaAbs. If EnaAbs is selected as Absolute then both input and reference value is
converted into absolute values and comparison is done. If EnaAbs is selected as Signed then the
comparison is done without any conversion.
The function has three state outputs high, low and equal to condition. It will check the following
condition and give corresponding outputs.
• If the input is above the reference value then INHIGH will set
• If the input is below the reference value then INLOW will set
• If the input is equal to reference value then INEQUAL will set
1008
Technical manual
1MRK 505 344-UUS B Section 16
Logic
EnaAbs
INPUT ABS T a
F INHIGH
a>b
b
a INEQUAL
a=b
b
RefSource
REF ABS T
T
SetValue
F a INLOW
F a<b
b
IEC15000129-2-en.vsdx
IEC15000129 V2 EN-US
16.15.5 Signals
PID-6503-INPUTSIGNALS v5
PID-6503-OUTPUTSIGNALS v5
16.15.6 Settings
PID-6503-SETTINGS v5
1009
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
The function gives the possibility to monitor the level of real value signals in the system relative to
each other or to a fixed value. It is a basic arithmetic function that can be used for monitoring,
supervision, interlocking and other logics.
REALCOMP
INPUT INEQUAL
REF INHIGH
INLOW
IEC15000053-1-en.vsdx
IEC15000053 V1 EN-US
16.16.4 Signals
PID-6492-INPUTSIGNALS v10
PID-6492-OUTPUTSIGNALS v9
1010
Technical manual
1MRK 505 344-UUS B Section 16
Logic
16.16.5 Settings
PID-6492-SETTINGS v8
The selection of reference value for comparison can be done through setting RefSource. If
RefSource is selected as REF then the reference value for comparison is taken from second input
signal (REF). If RefSource is selected as SetValue then the reference value for comparison is taken
from setting (SetValue).
Generally the inputs to the function are in SI units, but when the comparison is to be done with
respect to set level, then the user can set a value in any unit out of Milli to Giga range in setting
SetValue. The unit can be separately set with setting RefPrefix. Internally the function handles the
reference value for comparator as SetValue*RefPrefix.
Additionally the comparison can be done either between absolute values or signed values and it
depends on the setting EnaAbs. If EnaAbs is selected as Absolute then both input and reference
value is converted into absolute values and comparison is done. If EnaAbs is selected as Signed
then the comparison is done without any conversion.
1011
Technical manual
Section 16 1MRK 505 344-UUS B
Logic
EnaAbs
INPUT
ABS T
F
High
Comparator
EqualBandHigh INHIGH
REF ABS T
T Low
F
SetValue F comparator
INLOW
RefPrefix
EqualBandLow
IEC15000130-1-en.vsdx
IEC15000130 V1 EN-US
If the INPUT is above the equal high level margin then output INHIGH will set. Similarly if the INPUT
is below the equal low level margin then output INLOW will set. In order to avoid oscillations at
boundary conditions of equal band low limit and high limit, hysteresis has been provided
EqualBandHigh
Internal
Equal Band REF or SetValue Hysteresis for
equal band
EqualBandLow
IEC15000261 V1 EN-US
When EnaAbs is set as absolute comparison and SetValue is set less than 0.2% of
the set unit then INLOW output will never pickups. During the above mentioned
condition, due to marginal value for avoiding oscillations of function outputs, the
INLOW output will never set.
1012
Technical manual
1MRK 505 344-UUS B Section 16
Logic
1013
Technical manual
1014
1MRK 505 344-UUS B Section 17
Monitoring
Section 17 Monitoring
17.1.1 Identification
SEMOD56123-2 v7
SYMBOL-RR V1 EN-US
SYMBOL-SS V1 EN-US
SYMBOL-UU V1 EN-US
SYMBOL-VV V1 EN-US
SYMBOL-TT V1 EN-US
SYMBOL-UU V1 EN-US
Measurement functions are used for power system measurement, supervision and reporting to
the local HMI, monitoring tool within PCM600 or to station level for example, via IEC 61850. The
possibility to continuously monitor measured values of active power, reactive power, currents,
voltages, frequency, power factor etc. is vital for efficient production, transmission and
distribution of electrical energy. It provides to the system operator fast and easy overview of the
present status of the power system. Additionally, it can be used during testing and commissioning
of protection and control IEDs in order to verify proper operation and connection of instrument
1015
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
transformers (CTs and VTs). During normal service by periodic comparison of the measured value
from the IED with other independent meters the proper operation of the IED analog measurement
chain can be verified. Finally, it can be used to verify proper direction orientation for distance or
directional overcurrent protection function.
The available measured values of an IED are depending on the actual hardware
(TRM) and the logic configuration made in PCM600.
All measured values can be supervised with four settable limits that is, low-low limit, low limit, high
limit and high-high limit. A zero clamping reduction is also supported, that is, the measured value
below a settable limit is forced to zero which reduces the impact of noise in the inputs.
Dead-band supervision can be used to report measured signal value to station level when change
in measured value is above set threshold limit or time integral of all changes since the last time
value updating exceeds the threshold limit. Measure value can also be based on periodic reporting.
The measurement function, CVMMXN, provides the following power system quantities:
,
The measuring functions CMMXU, VMMXU and VNMMXU provide physical quantities:
The CVMMXN function calculates three-phase power quantities by using fundamental frequency
phasors (DFT values) of the measured current respectively voltage signals. The measured power
quantities are available either, as instantaneously calculated quantities or, averaged values over a
period of time (low pass filtered) depending on the selected settings.
It is possible to calibrate the measuring function above to get better then class 0.5 presentation.
This is accomplished by angle and magnitude compensation at 5, 30 and 100% of rated current
and at 100% of rated voltage.
The power system quantities provided, depends on the actual hardware, (TRM) and
the logic configuration made in PCM600.
The measuring functions CMSQI and VMSQI provide sequence component quantities:
1016
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
The available function blocks of an IED are depending on the actual hardware (TRM) and the logic
configuration made in PCM600.
CVMMXN
I3P* S
V3P* S_RANGE
P_INST
P
P_RANGE
Q_INST
Q
Q_RANGE
PF
PF_RANGE
ILAG
ILEAD
V
V_RANGE
I
I_RANGE
F
F_RANGE
ANSI10000016-1-en.vsd
ANSI10000016 V1 EN-US
CMMXU
I3P* I_A
IA_RANGE
IA_ANGL
I_B
IB_RANGE
IB_ANGL
I_C
IC_RANGE
IC_ANGL
ANSI05000699-2-en.vsd
ANSI05000699 V2 EN-US
VMMXU
V3P* V_AB
VAB_RANG
VAB_ANGL
V_BC
VBC_RANG
VBC_ANGL
V_CA
VCA_RANG
VCA_ANGL
ANSI05000701-2-en.vsd
ANSI05000701 V2 EN-US
1017
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
CMSQI
I3P* 3I0
3I0RANG
3I0ANGL
I1
I1RANG
I1ANGL
I2
I2RANG
I2ANGL
IEC05000703-2-en.vsd
IEC05000703 V2 EN-US
VMSQI
V3P* 3V0
3V0RANG
3V0ANGL
V1
V1RANG
V1ANGL
V2
V2RANG
V2ANGL
ANSI05000704-2-en.vsd
ANSI05000704 V2 EN-US
VNMMXU
V3P* V_A
VA_RANGE
VA_ANGL
V_B
VB_RANGE
VB_ANGL
V_C
VC_RANGE
VC_ANGL
ANSI09000850-1-en.vsd
ANSI09000850 V1 EN-US
17.1.4 Signals
PID-3584-INPUTSIGNALS v6
1018
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
PID-3584-OUTPUTSIGNALS v6
PID-3760-INPUTSIGNALS v5
PID-3760-OUTPUTSIGNALS v6
1019
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
PID-3767-INPUTSIGNALS v5
PID-3767-OUTPUTSIGNALS v5
PID-3723-INPUTSIGNALS v2
PID-3723-OUTPUTSIGNALS v2
1020
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
PID-3725-INPUTSIGNALS v3
PID-3725-OUTPUTSIGNALS v3
PID-3756-INPUTSIGNALS v5
PID-3756-OUTPUTSIGNALS v5
1021
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
The available setting parameters of the measurement function (MMXU, MSQI) are depending on
the actual hardware (TRM) and the logic configuration made in PCM600.
These six functions are not handled as a group, so parameter settings are only available in the first
setting group.
The following terms are used in the Unit and Description columns:
• VBase: Base voltage in primary kV. This voltage is used as reference for voltage setting. It can
be suitable to set this parameter to the rated primary voltage supervised object.
• IBase: Base current in primary A. This current is used as reference for current setting. It can be
suitable to set this parameter to the rated primary current of the supervised object.
• SBase: Base setting for power values in MVA.
PID-3584-SETTINGS v6
1022
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
1023
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
1024
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
PID-3760-SETTINGS v6
1025
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
1026
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
PID-3767-SETTINGS v5
1027
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
PID-3723-SETTINGS v2
1028
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
1029
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
PID-3725-SETTINGS v3
1030
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
1031
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
PID-3756-SETTINGS v5
1032
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
1033
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
PID-3760-MONITOREDDATA v6
PID-3767-MONITOREDDATA v5
PID-3723-MONITOREDDATA v2
1034
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
PID-3725-MONITOREDDATA v3
PID-3756-MONITOREDDATA v5
1035
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
The protection, control, and monitoring IEDs have functionality to measure and further process
information for currents and voltages obtained from the pre-processing blocks. The number of
processed alternate measuring quantities depends on the type of IED and built-in options.
The information on measured quantities is available for the user at different locations:
• Overfunction, when the measured current exceeds the High limit (XHiLim) or High-high limit
(XHiHiLim) pre-set values
• Underfunction, when the measured current decreases under the Low limit (XLowLim) or Low-
low limit (XLowLowLim) pre-set values.
1036
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
X_RANGE = 3
High-high limit
X_RANGE= 1 Hysteresis
High limit
X_RANGE=0
X_RANGE=0 t
Low limit
X_RANGE=2
Low-low limit
X_RANGE=4
IEC05000657-2-en.vsdx
IEC05000657 V2 EN-US
The logical value of the functional output signals changes according to figure 565.
The user can set the hysteresis (XLimHyst), which determines the difference between the
operating and reset value at each operating point, in wide range for each measuring channel
separately. The hysteresis is common for all operating values within one channel.
In addition to the normal cyclic reporting the IED also report spontaneously when measured value
passes any of the defined threshold limits.
1037
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
Y
Value Reported Value Reported
Value Reported Value Reported
(1st)
Y3 Value Reported
Y2 Y4
Y1 Y5
t
Value 1
Value 2
Value 3
Value 4
Value 5
(*)Set value for t: XDbRepInt IEC05000500-2-en.vsdx
IEC05000500 V2 EN-US
1038
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
Value Reported
Y
IEC99000529-2-en.vsdx
IEC99000529 V2 EN-US
The last value reported, Y1 in figure 568 serves as a basic value for further measurement. A
difference is calculated between the last reported and the newly measured value and is multiplied
by the time increment (discrete integral). The absolute values of these integral values are added
until the pre-set value is exceeded. This occurs with the value Y2 that is reported and set as a new
base for the following measurements (as well as for the values Y3, Y4 and Y5).
The integral dead-band supervision is particularly suitable for monitoring signals with small
variations that can last for relatively long periods.
1039
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
Y A1 >=
A >= pre-set value
A2 >=
pre-set value pre-set value
Y3 A3 + A4 + A5 + A6 + A7 >=
pre-set value
Y2 A1 A2
A4 A6
Value Reported Y4 A3 A5 A7
Value
(1st) Value
A Reported Y5
Reported Value
Reported Value
Y1 Reported
t
IEC99000530-2-en.vsdx
IEC99000530 V2 EN-US
1040
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
Set value Formula used for complex, Formula used for voltage Comment
for three-phase power calculation and current magnitude
parameter calculation
“Mode”
1 A, B, C Used when three phase-to-
S = VA × I A* + VB × I B* + VC × I C* (
V = VA + VB + VC )/ 3 ground voltages are available
I =( I )/3
EQUATION1561 V1 EN-US
A
+ IB + IC
EQUATION1562 V1 EN-US
( )
4 AB Used when only VAB phase-to-
S = VAB × I A - I B
* *
V = VAB phase voltage is available
( )
5 BC Used when only VBC phase-to-
S = VBC × I B - I C
* *
V = VBC phase voltage is available
( )
6 CA Used when only VCA phase-to-
S = VCA × I C - I A
* *
V = VCA phase voltage is available
(Equation 203)
EQUATION1573 V1 EN-US
I = IA
EQUATION1574 V1 EN-US (Equation 204)
Table continues on next page
1041
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
Set value Formula used for complex, Formula used for voltage Comment
for three-phase power calculation and current magnitude
parameter calculation
“Mode”
8 B Used when only VB phase-to-
S = 3 × VB × I B
*
V = 3 × VB ground voltage is available
(Equation 205)
I = IB
EQUATION1575 V1 EN-US
(Equation 207)
I = IC
EQUATION1577 V1 EN-US
It shall be noted that only in the first two operating modes that is, 1 & 2 the measurement function
calculates exact three-phase power. In other operating modes that is, from 3 to 9 it calculates the
three-phase power under assumption that the power system is fully symmetrical. Once the
complex apparent power is calculated then the P, Q, S, & PF are calculated in accordance with the
following formulas:
P = Re( S )
EQUATION1403 V1 EN-US (Equation 209)
Q = Im( S )
EQUATION1404 V1 EN-US (Equation 210)
S = S = P +Q
2 2
PF = cosj = P
S
EQUATION1406 V1 EN-US (Equation 212)
Additionally to the power factor value the two binary output signals from the function are
provided which indicates the angular relationship between current and voltage phasors. Binary
output signal ILAG is set to one when current phasor is lagging behind voltage phasor. Binary
output signal ILEAD is set to one when current phasor is leading the voltage phasor.
Each analog output has a corresponding supervision level output (X_RANGE). The output signal is
an integer in the interval 0-4, see section "Measurement supervision".
1042
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
Magnitude
% of In compensation
+10
IMagComp5 Measured
IMagComp30 current
IMagComp100
5 30 100 % of In
0-5%: Constant
-10 5-30-100%: Linear
>100%: Constant
Degrees Angle
compensation
+10
IAngComp30 Measured
current
IAngComp5
IAngComp100
5 30 100 % of In
-10
ANSI05000652_3_en.vsd
ANSI05000652 V3 EN-US
1043
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
X = k × X Old + (1 - k ) × X Calculated
EQUATION1407 V1 EN-US (Equation 213)
where:
X is a new measured value (that is P, Q, S, V, I or PF) to be given out from the function
XOld is the measured value given from the measurement function in previous execution cycle
k is settable parameter by the end user which influence the filter properties
Default value for parameter k is 0.00. With this value the new calculated value is immediately given
out without any filtering (that is, without any additional delay). When k is set to value bigger than
0, the filtering is enabled. Appropriate value of k shall be determined separately for every
application. Some typical value for k =0.14.
Directionality SEMOD54417-256 v6
If CT grounding parameter is set as described in section "Analog inputs", active and reactive
power will be measured always towards the protected object. This is shown in the following
figure 570.
1044
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
Busbar
52
IED
P Q
Protected
Object
ANSI05000373_2_en.vsd
ANSI05000373 V2 EN-US
In some application, for example, when power is measured on the secondary side of the power
transformer it might be desirable, from the end client point of view, to have actually opposite
directional convention for active and reactive power measurements. This can be easily achieved by
setting parameter PowAngComp to value of 180.0 degrees. With such setting the active and
reactive power will have positive values when they flow from the protected object towards the
busbar.
Frequency SEMOD54417-261 v2
Frequency is actually not calculated within measurement block. It is simply obtained from the pre-
processing block and then just given out from the measurement block as an output.
The Phase current measurement (CMMXU) function must be connected to three-phase current
input in the configuration tool to be operable. Currents handled in the function can be calibrated
to get better then class 0.5 measuring accuracy for internal use, on the outputs and IEC 61850.
This is achieved by magnitude and angle compensation at 5, 30 and 100% of rated current. The
compensation below 5% and above 100% is constant and linear in between, see figure 569.
Phase currents (magnitude and angle) are available on the outputs and each magnitude output
has a corresponding supervision level output (Ix_RANGE). The supervision output signal is an
integer in the interval 0-4, see section "Measurement supervision".
The voltage function must be connected to three-phase voltage input in the configuration tool to
be operable. Voltages are handled in the same way as currents when it comes to class 0.5
calibrations, see above.
1045
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
The voltages (phase or phase-phase voltage, magnitude and angle) are available on the outputs
and each magnitude output has a corresponding supervision level output (Vxy_RANG). The
supervision output signal is an integer in the interval 0-4, see section "Measurement supervision".
Positive, negative and three times zero sequence quantities are available on the outputs (voltage
and current, magnitude and angle). Each magnitude output has a corresponding supervision level
output (X_RANGE). The output signal is an integer in the interval 0-4, see section "Measurement
supervision".
1046
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
GUID-5E04B3F9-E1B7-4974-9C0B-DE9CD4A2408F v5
GUID-374C2AF0-D647-4159-8D3A-71190FE3CFE0 v4
GUID-9B8A7FA5-9C98-4CBD-A162-7112869CF030 v4
GUID-47094054-A828-459B-BE6A-D7FA1B317DA7 v6
1047
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
GUID-ED634B6D-9918-464F-B6A4-51B78129B819 v5
17.2.1 Identification
GUID-AD96C26E-C3E5-4B21-9ED6-12E540954AC3 v3
Gas medium supervision SSIMG (63) is used for monitoring the circuit breaker condition. Binary
information based on the gas pressure in the circuit breaker is used as input signals to the
function. In addition, the function generates alarms based on received information.
SSIMG (63)
BLOCK PRESSURE
BLK_ALM PRES_ALM
PRESSURE PRES_LO
TEMP TEMP
PRES_ALM TEMP_ALM
PRES_LO TEMP_LO
SET_P_LO
SET_T_LO
RESET_LO
ANSI09000129-1-en.vsd
ANSI09000129 V1 EN-US
17.2.4 Signals
GUID-89749F71-CAEB-4A57-A1F0-148CCF68E97E v2
1048
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
PID-3703-INPUTSIGNALS v5
PID-3703-OUTPUTSIGNALS v5
17.2.5 Settings
PID-3703-SETTINGS v5
1049
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
Gas medium supervision SSIMG (63) is used to monitor the gas pressure in the circuit breaker.
Binary inputs of gas density PRES_ALM, PRES_LO, and gas pressure signal PRESSURE, are taken
into account to initiate the alarms PRES_ALM and PRES_LO. When PRESSURE is less than
PressAlmLimit or binary signal from CB PRES_ALM is high then the gas pressure alarm, PRES_ALM
will be initiated. Similarly, if pressure input PRESSURE is less than PressLOLimit or binary signal
from CB PRES_LO is high or temperature input TEMP is above lockout level TempLOLimit then the
gas pressure lockout, PRES_LO will be initiated.
There may be sudden change in pressure of the gas for a very small time, for which the function
need not to initiate any alarm. That is why two time delays tPressureAlarm or tPressureLO have
been included. If the pressure goes below the settings for more than these time delays, then only
the corresponding alarm PRES_ALM or lockout PRES_LO will be initiated. The SET_P_LO binary
input is used for setting the gas pressure lockout. The PRES_LO output retains the last value until
it is reset by using the binary input RESET_LO. Hysteresis type comparators have been used with
the setting for relative and absolute hysteresis. The binary input BLK_ALM can be used to block
the alarms, and the BLOCK input can block both alarms and the lockout indication.
Temperature of the medium is available from the input signal of temperature. The signal is
monitored to detect high temperature.
When temperature input TEMP is greater than TempAlarmLimit, then temperature alarm
TEMP_ALM will be initiated. Similarly, if temperature input TEMP is greater than TempLOLimit,
then TEMP_LO will be initiated.
There may be sudden change in temperature of the medium for a very small time, for which the
function need not to initiate any alarm. That is why two time delays tTempAlarm or tTempLockOut
have been included. If the temperature goes above the settings for more than these time delays,
then only the corresponding alarm TEMP_ALM or lockout TEMP_LO will be initiated. The SET_T_LO
binary input is used for setting the temperature lockout. The TEMP_LO output retains the last
value until it is reset by using the binary input RESET_LO. Hysteresis type comparators have been
used with the setting for relative and absolute hysteresis. The binary input BLK_ALM can be used
to block the alarms, and the BLOCK input can block both alarms and the lockout indication.
1050
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
17.3.1 Identification
GUID-4CE96EF6-42C6-4F2E-A190-D288ABF766F6 v2
Liquid medium supervision SSIML (71) is used for monitoring the circuit breaker condition. Binary
information based on the oil level in the circuit breaker is used as input signals to the function. In
addition, the function generates alarms based on received information.
SSIML (71)
BLOCK LEVEL
BLK_ALM LVL_ALM
LEVEL LVL_LO
TEMP TEMP
LVL_ALM TEMP_ALM
LEVEL_LO TEMP_LO
SET_L_LO
SET_T_LO
RESET_LO
ANSI09000128-1-en.vsd
ANSI09000128 V1 EN-US
17.3.4 Signals
GUID-0C378BB3-2104-417F-94B5-16EFC55151FE v2
1051
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
PID-3706-INPUTSIGNALS v5
PID-3706-OUTPUTSIGNALS v5
17.3.5 Settings
PID-3706-SETTINGS v5
1052
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
Liquid medium supervision SSIML (71) is used to monitor the oil level in the circuit breaker. Binary
inputs of oil level LVL_ALM, LEVEL_LO and oil level signal LEVEL are taken into account to initiate
the alarms LVL_ALM and LVL_LO. When LEVEL is less than LevelAlmLimit or binary signal from CB
LVL_ALM is high, then the oil level indication alarm, LVL_ALM will be initiated. Similarly, if oil level
input LEVEL is less than LevelLOLimit or binary signal from CB LVL_LO is high or temperature
input TEMP is above lockout level TempLOLimit, then the oil level indication lockout, LVL_LO will
be initiated.
There may be sudden change in oil level for a very small time, for which the function need not to
initiate any alarm. That is why two time delays tLevelAlarm or tLevelLockOut have been included. If
the oil level goes below the settings for more than these time delays, then only the corresponding
alarm LVL_ALM or lockout LVL_LO will be initiated. The SET_L_LO binary input is used for setting
the gas pressure lockout. The LVL_LO output retains the last value until it is reset by using the
binary input RESET_LO. Hysteresis type comparators have been used with the setting for relative
and absolute hysteresis. The binary input BLK_ALM can be used for blocking the alarms, and the
BLOCK input can block both alarms and the lockout indication.
Temperature of the medium is available from the input signal of temperature. The signal is
monitored to detect high temperature.
When temperature input TEMP is greater than TempAlarmLimit, then temperature alarm
TEMP_ALM will be initiated. Similarly, if temperature input TEMP is greater than TempLOLimit,
then TEMP_LO will be initiated.
There may be sudden change in temperature of the medium for a very small time, for which the
function need not to initiate any alarm. That is why two time delays tTempAlarm or
tTempLockOuthave been included. If the temperature goes above the settings for more than
these time delays, then only the corresponding alarm TEMP_ALM or lockout TEMP_LO will be
initiated. The SET_T_LO binary input is used for setting the temperature lockout. The TEMP_LO
output retains the last value until it is reset by using the binary input RESET_LO. Hysteresis type
comparators have been used with the setting for relative and absolute hysteresis. The binary input
BLK_ALM can be used for blocking the alarms, and the BLOCK input can block both alarms and the
lockout indication.
1053
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
The breaker monitoring function SSCBR is used to monitor different parameters of the breaker
condition. The breaker requires maintenance when the number of operations reaches a predefined
value. For a proper functioning of the circuit breaker, it is essential to monitor the circuit breaker
operation, spring charge indication or breaker wear, travel time, number of operation cycles and
estimate the accumulated energy during arcing periods.
SSCBR
I3P* OPENPOS
BLOCK CLOSEPOS
BLKALM INVDPOS
TRIND TRCMD
POSOPEN TRVTOPAL
POSCLOSE TRVTCLAL
PRESALM OPERALM
PRESLO OPERLO
SPRCHRST CBLIFEAL
SPRCHRD MONALM
RSTCBWR IPOWALPH
RSTTRVT IPOWLOPH
RSTIPOW SPCHALM
RSTSPCHT GPRESALM
GPRESLO
ANSI14000061-1-en.vsd
ANSI14000061 V1 EN-US
1054
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
17.4.4 Signals
PID-3267-INPUTSIGNALS v9
PID-3267-OUTPUTSIGNALS v9
1055
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
17.4.5 Settings
PID-3267-SETTINGS v9
1056
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
The breaker monitoring function includes metering and monitoring subfunctions. The
subfunctions can be enabled and disabled with the Operation setting. The corresponding
parameter values are Enabled and Disabled.
The operation of the subfunctions is described by the module diagram as shown in Figure 574. All
the modules in the diagram are explained in subsequent sections.
1057
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
I3P-ILRMSPH
POSCLOSE TTRVOP
POSOPEN CB Contact Travel TTRVCL
BLOCK Time TRVTOPAL
BLKALM TRVTCLAL
RSTTRVT
OPENPOS
CB Status CLOSEPOS
INVDPOS
CBLIFEAL
Remaining Life of CB
CBLIFEPH
RSTCBWR
TRCMD
Accumulated IPOWALPH
energy
I3P-IL IPOWLOPH
TRIND
IPOWPH
RSTIPOW
CB Operation OPERALM
Cycles NOOPER
CB Operation MONALM
Monitoring INADAYS
SPCHALM
SPRCHRST CB Spring Charge SPCHT
SPRCHRD Monitoring
RSTSPCHT
1058
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
The circuit breaker contact travel time subfunction calculates the breaker contact travel time for
opening and closing operations. The operation of the breaker contact travel time measurement is
described in Figure 575.
POSCLOSE TTRVOP
Contact travel
POSOPEN time TTRVCL
calculation
RSTTRVT
TRVTOPAL
Alarm limit
BLOCK check TRVTCLAL
BLKALM
IEC12000615-2-en.vsd
IEC12000615 V2 EN-US
Figure 575: Functional module diagram for circuit breaker contact travel time
Main Contact
0
POSCLOSE
POSOPEN
t1 tOpen t2 t3 tClose t4
The last measured opening travel time (TTRVOP) and the closing travel time (TTRVCL) are given as
service values.
1059
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
The values can be reset using the Clear menu on the LHMI or by activation the input RSTCBWR.
It is also possible to block the TRVTCLAL and TRVTOPAL alarm signals by activating the BLKALM
input.
The circuit breaker status subfunction monitors the position of the circuit breaker, that is,
whether the breaker is in the open, closed or error position. The operation is described in Figure
577.
Phase current
I3P-ILRMSPH
check
OPENPOS
Contact
POSCLOSE position CLOSEPOS
indicator
POSOPEN INVDPOS
IEC12000613-3-en.vsd
IEC12000613 V3 EN-US
Figure 577: Functional module diagram for monitoring circuit breaker status
The status of the breaker is indicated with the binary outputs OPENPOS, CLOSEPOS and INVDPOS
for open, closed and error position respectively.
The Remaining life of circuit breaker subfunction is used to give an indication on the wear and tear
of the circuit breaker. Every time the breaker operates, the life of the circuit breaker reduces due
to wear. The breaker wear depends on the interrupted current. The remaining life of the breaker is
estimated from the circuit breaker trip curve provided by the manufacturer. The remaining life is
1060
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
decreased by at least one when the circuit breaker is opened. The operation of the remaining life
of circuit breaker subfunction is described in Figure 578.
I3P-ILRMSPH
CB remaining CBLIFEPH
POSCLOSE life estimation
RSTCBWR
Alarm limit
BLOCK CBLIFEAL
Check
BLKALM
IEC12000620-3-en.vsd
IEC12000620 V3 EN-US
Figure 578: Functional module diagram for estimating the life of the circuit breaker
It is possible to deactivate the CBLIFEAL alarm signal by activating the binary input BLKALM.
The old circuit breaker operation counter value can be used by adding the value to the
InitCBRemLife parameter. The value can be reset using the Clear menu from LHMI or by activating
the input RSTCBWR.
The Accumulated energy subfunction calculates the accumulated energy (Iyt) based on current
samples, where the setting CurrExponent (y) ranges from 0.5 to 3.0. The operation is described in
Figure 579.
The TRCMD output is enabled when either of the trip indications from the trip coil circuit TRIND is
high or the breaker status is OPENPOS.
1061
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
I3P-IL
TRCMD
I3P-ILRMSPH Accumulated
POSCLOSE energy
calculation IPOWPH
TRIND
LRSTIPOW
IPOWALPH
Alarm limit
BLOCK Check IPOWLOPH
BLKALM
IEC12000619-3-en.vsd
IEC12000619 V3 EN-US
The calculation is initiated with the POSCLOSE or TRIND input events. It ends when the RMS current
is lower than the AccStopCurr setting.
The ContTrCorr setting is used to determine the accumulated energy in relation to the time the
main contact opens. If the setting is positive, the calculation of energy starts after the auxiliary
contact has opened and the delay equal to the value of the ContTrCorr setting has passed. When
the setting is negative, the calculation starts in advance by the correction time in relation to when
the auxiliary contact opened.
open open
POSCLOSE 1 POSCLOSE 1
0 0
Energy Energy
Accumulation Accumulation
starts starts
ContTrCorr ContTrCorr
(Negative) (Positive)
IEC12000618_1_en.vsd
IEC12000618 V1 EN-US
The accumulated energy output IPOWPH is provided as a service value. The value can be reset by
enabling RSTIPOW through LHMI or by activating the input RSTIPOW.
1062
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
IPOWLOPH is activated when the accumulated energy exceeds the limit of the LOAccCurrPwr
setting.
The IPOWALPH and IPOWLOPH outputs can be blocked by activating the binary input BLKALM.
The circuit breaker operation cycles subfunction counts the number of closing-opening sequences
of the breaker. The operation counter value is updated after each closing-opening sequence. The
operation is described in Figure 581.
POSCLOSE
Operation
POSOPEN NOOPER
counter
RSTCBWR
OPERALM
Alarm limit
BLOCK
Check
OPERLO
BLKALM
IEC12000617 V2 EN-US
Figure 581: Functional module diagram for circuit breaker operation cycles
Operation counter
The operation counter counts the number of operations based on the state of change of the
auxiliary contact inputs POSCLOSE and POSOPEN.
The number of operations NOOPER is given as a service value. The old circuit breaker operation
counter value can be used by adding the value to the InitCounterVal parameter and can be reset by
Clear CB wear in the Clear menu on the LHMI or activating the input RSTCBWR.
If the number of operations increases and exceeds the limit value set with the OperLOLevel
setting, the OPERLO output is activated.
The binary outputs OPERALM and OPERALO are deactivated when the BLKALM input is activated.
The circuit breaker operation monitoring subfunction indicates the inactive days of the circuit
breaker and gives an alarm when the number of days exceed the set level. The operation of the
circuit breaker operation monitoring is shown in Figure 582.
1063
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
POSCLOSE
Inactive timer INADAYS
POSOPEN
Figure 582: Functional module diagram for circuit breaker operation monitoring
Inactive timer
The Inactive timer module calculates the number of days the circuit breaker has remained in the
same open or closed state. The value is calculated by monitoring the states of the POSOPEN and
POSCLOSE auxiliary contacts.
The number of inactive days INADAYS is available as a service value. The initial number of inactive
days is set using the InitInactDays parameter.
The circuit breaker spring charge monitoring subfunction calculates the spring charging time. The
operation is described in Figure 583.
SPRCHRST
Spring charging
SPRCHRD time SPCHT
measurement
RSTSPCHT
Alarm limit
BLOCK SPCHALM
Check
BLKALM
IEC12000621 V2 EN-US
Figure 583: Functional module diagram for circuit breaker spring charge indication
The last measured spring charging time SPCHT is provided as a service value. The spring charging
time SPCHT can be reset on the LHMI or by activating the input RSTSPCHT.
1064
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
It is possible to block the SPCHALM alarm signal by activating the BLKALM binary input.
The circuit breaker gas pressure indication subfunction monitors the gas pressure inside the arc
chamber. The operation is described in Figure 584.
PRESALM
tDGasPresAlm
BLOCK AND 0 GPRESALM
BLKALM
PRESLO tDGasPresLO
AND 0 GPRESLO
ANSI12000622 V1 EN-US
Figure 584: Functional module diagram for circuit breaker gas pressure indication
When the PRESALM binary input is activated, the GPRESALM output is activated after a time delay
set with the tDGasPresAlm setting. The GPRESALM alarm can be blocked by activating the BLKALM
input.
If the pressure drops further to a very low level, the PRESLO binary input goes high, activating the
lockout alarm GPRESLO after a time delay set with the tDGasPresLO setting. The GPRESLO alarm
can be blocked by activating the BLKALM input.
The binary input BLOCK can be used to block the function. The activation of the BLOCK input
deactivates all outputs and resets internal timers. The alarm signals from the function can be
blocked by activating the binary input BLKALM.
1065
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
17.5.1 Identification
SEMOD167950-2 v2
When using a Substation Automation system with LON or SPA communication, time-tagged
events can be sent at change or cyclically from the IED to the station level. These events are
created from any available signal in the IED that is connected to the Event function (EVENT). The
event function block is used for remote communication.
Analog and double indication values are also transferred through EVENT function.
EVENT
BLOCK
^INPUT1
^INPUT2
^INPUT3
^INPUT4
^INPUT5
^INPUT6
^INPUT7
^INPUT8
^INPUT9
^INPUT10
^INPUT11
^INPUT12
^INPUT13
^INPUT14
^INPUT15
^INPUT16
IEC05000697-2-en.vsd
IEC05000697 V2 EN-US
1066
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
PID-4145-INPUTSIGNALS v4
1067
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
PID-4145-SETTINGS v4
1068
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
1069
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
The main purpose of the event function (EVENT) is to generate events when the state or value of
any of the connected input signals is in a state, or is undergoing a state transition, for which event
generation is enabled.
Each EVENT function has 16 inputs INPUT1 - INPUT16. Each input can be given a name from the
Application Configuration tool. The inputs are normally used to create single events, but are also
intended for double indication events.
EVENT function also has an input BLOCK to block the generation of events.
The events that are sent from the IED can originate from both internal logical signals and binary
input channels. The internal signals are time-tagged in the main processing module, while the
binary input channels are time-tagged directly on the input module. The time-tagging of the
events that are originated from internal logical signals have a resolution corresponding to the
execution cycle-time of the source application. The time-tagging of the events that are originated
from binary input signals have a resolution of 1 ms.
The outputs from EVENT function are formed by the reading of status, events and alarms by the
station level on every single input. The user-defined name for each input is intended to be used by
the station level.
All events according to the event mask are stored in a buffer, which contains up to 1000 events. If
new events appear before the oldest event in the buffer is read, the oldest event is overwritten
and an overflow alarm appears.
The events are produced according to the set-event masks. The event masks are treated
commonly for both the LON and SPA communication. The EventMask can be set individually for
each input channel. These settings are available:
• NoEvents
• OnSet
• OnReset
• OnChange
• AutoDetect
It is possible to define which part of EVENT function generates the events. This can be performed
individually for the SPAChannelMask and LONChannelMask respectively. For each communication
type these settings are available:
• Disabled
• Channel 1-8
• Channel 9-16
• Channel 1-16
1070
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
For LON communication the events normally are sent to station level at change. It is possibly also
to set a time for cyclic sending of the events individually for each input channel.
To protect the SA system from signals with a high change rate that can easily saturate the event
system or the communication subsystems behind it, a quota limiter is implemented. If an input
creates events at a rate that completely consume the granted quota then further events from the
channel will be blocked. This block will be removed when the input calms down and the
accumulated quota reach 66% of the maximum burst quota. The maximum burst quota per input
channel is 45 events per second.
17.6.1 Identification
M16055-1 v7
Complete and reliable information about disturbances in the primary and/or in the secondary
system together with continuous event-logging is accomplished by the disturbance report
functionality.
Disturbance report DRPRDRE, always included in the IED, acquires sampled data of all selected
analog input and binary signals connected to the function block with a, maximum of 40 analog and
128 binary signals.
• Sequential of events
• Indications
• Event recorder
• Trip value recorder
• Disturbance recorder
• Fault locator
Every disturbance report recording is saved in the IED in the standard Comtrade format as a
reader file HDR, a configuration file CFG, and a data file DAT. The same applies to all events, which
1071
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
are continuously saved in a ring-buffer. The local HMI is used to get information about the
recordings. The disturbance report files may be uploaded to PCM600 for further analysis using the
disturbance handling tool.
M12510-3 v3
DRPRDRE
DRPOFF
RECSTART
RECMADE
CLEARED
MEMUSED
IEC05000406-3-en.vsd
IEC05000406 V3 EN-US
A1RADR
^GRP INPUT1
^GRP INPUT2
^GRP INPUT3
^GRP INPUT4
^GRP INPUT5
^GRP INPUT6
^GRP INPUT7
^GRP INPUT8
^GRP INPUT9
^GRP INPUT10
IEC05000430-4-en.vsdx
IEC05000430 V4 EN-US
A4RADR
^INPUT31
^INPUT32
^INPUT33
^INPUT34
^INPUT35
^INPUT36
^INPUT37
^INPUT38
^INPUT39
^INPUT40
IEC05000431-3-en.vsd
IEC05000431 V3 EN-US
1072
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
SEMOD54845-4 v4
B1RBDR
^INPUT1
^INPUT2
^INPUT3
^INPUT4
^INPUT5
^INPUT6
^INPUT7
^INPUT8
^INPUT9
^INPUT10
^INPUT11
^INPUT12
^INPUT13
^INPUT14
^INPUT15
^INPUT16
IEC05000432-3-en.vsd
IEC05000432 V3 EN-US
Figure 589: B1RBDR function block, binary inputs, example for B1RBDR - B8RBDR
17.6.4 Signals
PID-3949-OUTPUTSIGNALS v2
PID-4014-INPUTSIGNALS v4
1073
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
GUID-D025D5D9-A0F3-4A00-891A-63AD5F609A77 v1
A2RADR and A3RADR functions have the same input signal specifications as A1RADR but with
different numbering:
PID-4017-INPUTSIGNALS v4
PID-3798-INPUTSIGNALS v4
1074
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
GUID-D3A8067F-80F8-4174-BD2D-4C43F4B99020 v1
B2RBDR to B8RBDR functions have the same input signal specifications as B1RBDR but with
different numbering:
17.6.5 Settings
PID-3949-SETTINGS v2
PID-4014-SETTINGS v5
1075
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
1076
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
1077
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
GUID-E05EEC82-CB90-4E73-B9C9-4C16FD95FCBF v1
A2RADR to A4RADR functions have the same Non group settings (basic) as A1RADR but with
different numbering:
A2RADR to A4RADR functions have the same Non group settings (advanced) as A1RADR but with
different numbering (examples given in brackets):
PID-3798-SETTINGS v4
1078
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
1079
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
1080
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
1081
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
1082
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
GUID-8702C5B9-05A3-4E61-8952-C66483FFDFE2 v1
B2RBDR to B8RBDR functions have the same Non group settings (basic) as B1RBDR but with
different numbering (examples given in brackets):
B2RBDR to B8RBDR functions have the same Non group settings (advanced) as B1RBDR but with
different numbering (examples given in brackets):
1083
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
1084
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
1085
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
1086
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
Figure 590 shows the relations between Disturbance Report, included functions and function
blocks. Sequential of events (SOE), Event recorder (ER) and Indications (IND) uses information
from the binary input function blocks (BxRBDR).Trip value recorder (TVR) uses analog information
from the analog input function blocks (AxRADR) which is used by FL after estimation by TVR.
Disturbance recorder DRPRDRE acquires information from both AxRADR and BxRBDR.
1087
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
DRPRDRE FL
Analog signals
Trip value rec Fault locator
BxRBDR Disturbance
recorder
Binary signals
Sequential of
events
Event recorder
Indications
ANSI09000336-2-en.vsdx
ANSI09000336 V2 EN-US
Disturbance report
en05000125_ansi.vsd
ANSI05000125 V1 EN-US
1088
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
Up to 100 disturbance reports can be stored. If a new disturbance is to be recorded when the
memory is full, the oldest disturbance report is overwritten by the new one. The total recording
capacity for the disturbance recorder is depending of sampling frequency, number of analog and
binary channels and recording time and settings information (refer Figure 593 for the recording
times definition). Figure 592 shows the number of recordings versus the total recording time
tested for a typical configuration. In a 60 Hz system, it is possible to record 80 disturbance
recordings where the average recording time for each disturbance recording file is 3.4 seconds
with 40 analog and 96 binary signals in each recording. The memory limit does not affect the rest
of the disturbance recordings report (Event list (EL), Event recordings (ER), Indications (IND) and
Trip value recordings (TVR)).
Number of recordings
100
3.4s
80 3.4s 20 analog
96 binary
40 analog
96 binary
60 6.3s
6.3s
6.3s 50 Hz
40
60 Hz
Total recording time
en05000488_ansi.vsd
ANSI05000488 V1 EN-US
Figure 592: Example of number of recordings versus the total recording time
The IED flash disk should NOT be used to store any user files. This might cause
disturbance recordings to be deleted due to lack of disk space.
1089
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
1090
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
Trig point
TimeLimit
PreFaultRecT PostFaultRecT
1 2 3
en05000487.vsd
IEC05000487 V1 EN-US
PreFaultRecT, 1 Pre-fault or pre-trigger recording time. The time before the fault including the trip time of the
trigger. Use the setting PreFaultRecT to set this time.
tFault, 2 Fault time of the recording. The fault time cannot be set. It continues as long as any valid trigger
condition, binary or analog, persists (unless limited by TimeLimit the limit time).
PostFaultRecT, 3 Post fault recording time. The time the disturbance recording continues after all activated
triggers are reset. Use the setting PostFaultRecT to set this time.
TimeLimit Limit time. The maximum allowed recording time after the disturbance recording was triggered.
The limit time is used to eliminate the consequences of a trigger that does not reset within a
reasonable time interval. It limits the maximum recording time of a recording and prevents
subsequent overwriting of already stored disturbances. Use the setting TimeLimit to set this
time.
1091
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
SMAI A1RADR
Block AI3P A2RADR
^GRP2_A AI1 INPUT1 A3RADR
External analog
^GRP2_B AI2 INPUT2
signals
^GRP2_C AI3 INPUT3
^GRP2_N AI4 INPUT4
Type AIN INPUT5
INPUT6
...
A4RADR
INPUT31
INPUT32
INPUT33
Internal analog signals INPUT34
INPUT35
INPUT36
...
INPUT40
ANSI10000029-1-en.vsd
ANSI10000029 V1 EN-US
If the IED is preconfigured the only tool needed for analog configuration of the Disturbance report
is the Signal Matrix Tool (SMT, external signal configuration). In case of modification of a
preconfigured IED or general internal configuration the Application Configuration tool within
PCM600 is used.
The preprocessor function block (SMAI) calculates the residual quantities in cases where only the
three phases are connected (AI4-input not used). SMAI makes the information available as a group
signal output, phase outputs and calculated residual output (AIN-output). In situations where AI4-
input is used as an input signal the corresponding information is available on the non-calculated
output (AI4) on the SMAI function block. Connect the signals to the AxRADR accordingly.
For each of the analog signals, Operation = Enabled means that it is recorded by the disturbance
recorder. The trigger is independent of the setting of Operation, and triggers even if operation is
set to Disabled. Both undervoltage and overvoltage can be used as trigger conditions. The same
applies for the current signals.
If Operation = Disabled, no waveform (samples) will be recorded and reported in graph. However,
Trip value, pre-fault and fault value will be recorded and reported. The input channel can still be
used to trig the disturbance recorder.
If Operation = Enabled, waveform (samples) will also be recorded and reported in graph.
1092
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
The analog signals are presented only in the disturbance recording, but they affect the entire
disturbance report when being used as triggers.
Each of the 128 signals can be selected as a trigger of the disturbance report (Operation =
Operation—>TrigDR =Enabled). A binary signal can be selected to activate the red LED on the local
HMI (SetLED = Enabled).
The selected signals are presented in the event recorder, sequential of events and the disturbance
recording. But they affect the whole disturbance report when they are used as triggers. The
indications are also selected from these 128 signals with local HMI IndicationMask = Show/Hide.
• Manual trigger
• Binary-signal trigger
• Analog-signal trigger (over/under function)
The check of the trigger condition is based on peak-to-peak values. When this is found, the
absolute average value of these two peak values is calculated. If the average value is above the
threshold level for an overvoltage or overcurrent trigger, this trigger is indicated with a greater
than (>) sign with the user-defined name.
If the average value is below the set threshold level for an undervoltage or undercurrent trigger,
this trigger is indicated with a less than (<) sign with its name. The procedure is separately
performed for each channel.
1093
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
This method of checking the analog trigger conditions gives a function which is insensitive to DC
offset in the signal. The trip time for this initiation is typically in the range of one cycle, 16 2/3 ms
for a 60 Hz network.
All under/over trig signal information is available on the local HMI and PCM600.
In order to capture the new disturbance it is possible to allow retriggering (PostRetrig = Enabled)
during the post-fault time. In this case a new, complete recording will pickup and, during a period,
run in parallel with the initial recording.
When the retrig parameter is disabled (PostRetrig = Disabled), a new recording will not pickup
until the post-fault (PostFaultrecT or TimeLimit) period is terminated. If a new trig occurs during
the post-fault period and lasts longer than the proceeding recording a new complete recording
will be started.
1094
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
The Logical signal status report (BINSTATREP) function makes it possible for a SPA master to poll
signals from various other functions.
BINSTATREP
BLOCK OUTPUT1
^INPUT1 OUTPUT2
^INPUT2 OUTPUT3
^INPUT3 OUTPUT4
^INPUT4 OUTPUT5
^INPUT5 OUTPUT6
^INPUT6 OUTPUT7
^INPUT7 OUTPUT8
^INPUT8 OUTPUT9
^INPUT9 OUTPUT10
^INPUT10 OUTPUT11
^INPUT11 OUTPUT12
^INPUT12 OUTPUT13
^INPUT13 OUTPUT14
^INPUT14 OUTPUT15
^INPUT15 OUTPUT16
^INPUT16
IEC09000730-1-en.vsd
IEC09000730 V1 EN-US
17.7.4 Signals
PID-4144-INPUTSIGNALS v4
1095
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
PID-4144-OUTPUTSIGNALS v4
17.7.5 Settings
PID-4144-SETTINGS v4
1096
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
The Logical signal status report (BINSTATREP) function has 16 inputs and 16 outputs. The output
status follows the inputs and can be read from the local HMI or via SPA communication.
When an input is set, the respective output is set for a user defined time. If the input signal
remains set for a longer period, the output will remain set until the input signal resets.
INPUTn
OUTPUTn
t t
IEC09000732-1-en.vsd
IEC09000732 V1 EN-US
17.8.1 Identification
SEMOD113212-2 v3
The current and voltage measurements functions (CVMMXN, CMMXU, VMMXU and VNMMXU),
current and voltage sequence measurement functions (CMSQI and VMSQI) and IEC 61850 generic
communication I/O functions (MVGAPC) are provided with measurement supervision
functionality. All measured values can be supervised with four settable limits: low-low limit, low
limit, high limit and high-high limit. The measure value expander block (RANGE_XP) has been
introduced to enable translating the integer output signal from the measuring functions to 5
binary signals: below low-low limit, below low limit, normal, above high limit or above high-high
limit. The output signals can be used as conditions in the configurable logic or for alarming
purpose.
1097
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
RANGE_XP
RANGE* HIGHHIGH
HIGH
NORMAL
LOW
LOWLOW
IEC05000346-2-en.vsd
IEC05000346 V2 EN-US
PID-3819-INPUTSIGNALS v4
PID-3819-OUTPUTSIGNALS v4
The input signal must be connected to a range output of a measuring function block (CVMMXN,
CMMXU, VMMXU, VNMMXU, CMSQI, VMSQ or MVGAPC). The function block converts the input
integer value to five binary output signals according to table 851.
1098
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
17.9.1 Identification
M14892-1 v3
The accurate fault locator is an essential component to minimize the outages after a persistent
fault and/or to pin-point a weak spot on the line.
The fault locator is an impedance measuring function giving the distance to the fault as a relative
(in%) or an absolute value. The main advantage is the high accuracy achieved by compensating for
load current and for the mutual zero-sequence effect on double circuit lines.
The compensation includes setting of the remote and local sources and calculation of the
distribution of fault currents from each side. This distribution of fault current, together with
recorded load (pre-fault) currents, is used to exactly calculate the fault position. The fault can be
recalculated with new source data at the actual fault to further increase the accuracy.
Especially on heavily loaded long lines, where the source voltage angles can be up to 35-40 degrees
apart, the accuracy can be still maintained with the advanced compensation included in fault
locator.
LMBRFLO
PHSELL1* CALCMADE
PHSELL2* FLT_X
PHSELL3* BCD_80
CALCDIST* BCD_40
BCD_20
BCD_10
BCD_8
BCD_4
BCD_2
BCD_1
ANSI05000679-3-en.vsd
ANSI05000679 V3 EN-US
1099
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
17.9.4 Signals
PID-3906-INPUTSIGNALS v1
PID-3906-OUTPUTSIGNALS v1
17.9.5 Settings
PID-3906-SETTINGS v2
1100
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
1101
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
When calculating distance to fault, pre-fault and fault phasors of currents and voltages are
selected from the Trip value recorder data, thus the analog signals used by the fault locator must
be among those connected to the disturbance report function. The analog configuration (channel
selection) is performed using the parameter setting tool within PCM600.
The calculation algorithm considers the effect of load currents, double-end infeed and additional
fault resistance.
R0L+jX0L
R1L+jX1L
R1A+jX1A R1B+jX1B
Z0m=Z0m+jX0m
R0L+jX0L
R1L+jX1L
DRPRDRE
LMBRFLO
ANSI05000045_2_en.vsd
ANSI05000045 V2 EN-US
Figure 599: Simplified network configuration with network data, required for settings of the
fault location-measuring function
If source impedance in the near and far end of the protected line have changed in a significant
manner relative to the set values at fault location calculation time (due to exceptional switching
state in the immediate network, power generation out of order, and so on), new values can be
entered via the local HMI and a recalculation of the distance to the fault can be ordered using the
algorithm described below. It’s also possible to change fault loop. In this way, a more accurate
location of the fault can be achieved.
The function indicates the distance to the fault as a percentage of the line length, in kilometers or
miles according to the setting LineLengthUnit. The fault location is stored as a part of the
disturbance report information (ER, DR, IND, TVR and FL) and managed via the local HMI or
PCM600.
For transmission lines with voltage sources at both line ends, the effect of double-end infeed and
additional fault resistance must be considered when calculating the distance to the fault from the
currents and voltages at one line end. If this is not done, the accuracy of the calculated figure will
vary with the load flow and the amount of additional fault resistance.
The calculation algorithm used in the fault locator in compensates for the effect of double-end
infeed, additional fault resistance and load current.
M14983-5 v1
Figure 600 shows a single-line diagram of a single transmission line, that is fed from both ends
with source impedances ZA and ZB. Assume that the fault occurs at a distance F from IED A on a
line with the length L and impedance ZL. The fault resistance is defined as RF. A single-line model is
used for better clarification of the algorithm.
1102
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
A B
ZA IA pZL IB (1-p).ZL ZB
IF
VA RF
xx01000171_ansi.vsd
ANSI01000171 V1 EN-US
VA = IA × p × ZL + IF × RF
Where:
IA is the line current after the fault, that is, pre-fault current plus current change due to the fault,
IF A
IF = --------
DA
EQUATION96 V1 EN-US (Equation 215)
Where:
IFA is the change in current at the point of measurement, IED A and
DA is a fault current-distribution factor, that is, the ratio between the fault current at line end A and the total
fault current.
( 1 – p ) × Z L + ZB
DA = -----------------------------------------
Z A + Z L + ZB
EQUATION97 V1 EN-US (Equation 216)
Thus, the general fault location equation for a single line is:
1103
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
IFA
VA = IA × p × ZL + × RF
DA
EQUATION1596 V1 EN-US (Equation 217)
Table 857: Expressions for VA, IA and IFA for different types of faults
The KN complex quantity for zero-sequence compensation for the single line is equal to:
Z0L – Z 1L
K N = ------------------------
3 × Z1L
EQUATION99 V1 EN-US (Equation 218)
DI is the change in current, that is the current after the fault minus the current before the fault.
In the following, the positive sequence impedance for ZA, ZB and ZL is inserted into the equations,
because this is the value used in the algorithm.
IFA
VA = IA × p × Z1L + × RF + I0P × Z0M
DA
EQUATION1600 V1 EN-US (Equation 219)
Where:
I0P is a zero sequence current of the parallel line,
( 1 – p ) × ( ZA + ZA L + ZB ) + Z B
DA = ----------------------------------------------------------------------------
-
2 × ZA + Z L + 2 × Z B
EQUATION101 V1 EN-US
1104
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
Z0L – Z 1L Z 0M I 0P
K N = ----------------------- - × -------
- + ----------------
3 × Z1L 3 × Z1L I 0A
EQUATION102 V1 EN-US (Equation 220)
From these equations it can be seen, that, if Z0m = 0, then the general fault location equation for a
single line is obtained. Only the distribution factor differs in these two cases.
Because the DA distribution factor according to equation 217 or 219 is a function of p, the general
equation 219 can be written in the form:
2
p – p × K1 + K2 – K3 × RF = 0
EQUATION103 V1 EN-US (Equation 221)
Where:
VA ZB
K1 = + +1
IA × ZL ZL + Z ADD
EQUATION1601 V1 EN-US (Equation 222)
VA æ ZB ö
K2 = ×ç + 1÷
IA × ZL è ZL + Z ADD ø
EQUATION1602 V1 EN-US (Equation 223)
IF A Z A + ZB
- × æ --------------------------
K 3 = --------------- - + 1ö
è
I A × Z L Z 1 + ZA DD ø
EQUATION106 V1 EN-US (Equation 224)
and:
For a single line, Z0M = 0 and ZADD = 0. Thus, equation 221 applies to both single and parallel lines.
2
p – p × Re ( K 1 ) + Re ( K 2 ) – R F × Re ( K 3 ) = 0
EQUATION107 V1 EN-US (Equation 225)
– p × Im × ( K1 ) + Im × ( K 2 ) – R F × Im × ( K3 ) = 0
EQUATION108 V1 EN-US (Equation 226)
1105
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
If the imaginary part of K3 is not zero, RF can be solved according to equation 226, and then
inserted to equation 225. According to equation 225, the relative distance to the fault is solved as
the root of a quadratic equation.
Equation 225 gives two different values for the relative distance to the fault as a solution. A
simplified load compensated algorithm, which gives an unequivocal figure for the relative distance
to the fault, is used to establish the value that should be selected.
If the load compensated algorithms according to the above do not give a reliable solution, a less
accurate, non-compensated impedance model is used to calculate the relative distance to the
fault.
In the non-compensated impedance model, IA line current is used instead of IFA fault current:
VA = p × Z1L × IA + RF × IA
EQUATION1603 V1 EN-US (Equation 227)
Where:
IA is according to table 857.
The accuracy of the distance-to-fault calculation, using the non-compensated impedance model, is
influenced by the pre-fault load current. So, this method is only used if the load compensated
models do not function.
The communication protocol IEC 60870-5-103 may be used to poll fault location information from
the IED to a master (that is station HSI). There are two outputs that must be connected to
appropriate inputs on the function block I103StatFltDis, FLTDISTX gives distance to fault
(reactance, according the standard) and CALCMADE gives a pulse (100 ms) when a result is
obtainable on FLTDISTX output.
1106
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
17.10.1 Identification
The 12 Up limit counter L4UFCNT provides a settable counter with four independent limits where
the number of positive and/or negative sides on the input signal are counted against the setting
values for limits. The output for each limit is activated when the counted value reaches that limit.
1107
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
BLOCK
INPUT
Operation
Counter
RESET
VALUE
Overflow
CountType Detection OVERFLOW
OnMaxValue
Limit LIMIT1 … 4
MaxValue Check
CounterLimit1...4
Error ERROR
Detection
InitialValue
IEC12000625_1_en.vsd
IEC12000625 V1 EN-US
• Stops counting and activates a steady overflow indication for the next count
• Rolls over to zero and activates a steady overflow indication for the next count
• Rolls over to zero and activates a pulsed overflow indication for the next count
The pulsed overflow output lasts up to the first count after rolling over to zero, as illustrated in
figure 602.
Overflow indication
Actual value ... Max value -1® Max value ® Max value +1 ® Max value +2 ® Max value +3 ...
IEC12000626_1_en.vsd
IEC12000626 V1 EN-US
The function can be blocked through a block input. During the block time, input is not counted and
outputs remain in their previous states. However, the counter can be initialized after reset of the
function. In this case the outputs remain in their initial states until the release of the block input.
1108
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
Reset of the counter can be performed from the local HMI or via a binary input.
Reading of content and resetting of the function can also be performed remotely, for example
from a IEC 61850 client. The value can also be presented as a measurement on the local HMI
graphical display.
L4UFCNT
BLOCK ERROR
INPUT OVERFLOW
RESET LIMIT1
LIMIT2
LIMIT3
LIMIT4
VALUE
IEC12000029-1-en.vsd
IEC12000029 V1 EN-US
17.10.5 Signals
PID-3553-INPUTSIGNALS v5
PID-3553-OUTPUTSIGNALS v5
1109
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
17.10.6 Settings
PID-3553-SETTINGS v5
1110
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
The Running hour-meter (TEILGAPC) function is a function that accumulates the elapsed time
when a given binary signal has been high, see also figure 604.
BLOCK
RESET
IN Time Accumulation ACC_HOUR
ADDTIME with Retain
ACC_DAY
tAddToTime
q-1
OVERFLOW
a
&
a>b
99 999.9 h b
WARNING
a
&
a>b
tWarning b
ALARM
a
&
a>b
tAlarm b
IEC15000321 V1 EN-US
TEILGAPC
BLOCK ALARM
IN WARNING
ADDTIME OVERFLOW
RESET ACC_HOUR
ACC_DAY
IEC15000323.vsdx
IEC15000323 V1 EN-US
1111
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
17.11.4 Signals
PID-6998-INPUTSIGNALS v1
PID-6998-OUTPUTSIGNALS v1
17.11.5 Settings
PID-6998-SETTINGS v1
1112
Technical manual
1MRK 505 344-UUS B Section 17
Monitoring
Loop Delay
tWarning
OVERFLOW
tAlarm
Transgression Supervision WARNING
Plus Retain
ALARM
BLOCK
RESET ACC_HOUR
Time Accumulation
IN
ADDTIME ACC_DAY
tAddToTime
Loop Delay
IEC15000322.vsd
IEC15000322 V1 EN-US
1113
Technical manual
Section 17 1MRK 505 344-UUS B
Monitoring
The ACC_HOURoutput represents the accumulated time in hours and the ACC_DAY output
represents the accumulated time in days.
tAlarm and tWarning are user settable time limit parameters in hours. They are also independent
of each other, that is, there is no check if tAlarm > tWarning.
tAlarm, tWarning and tAddToTime are possible to be defined with a resolution of 0.1 hours (6
minutes).
The limit for the overflow supervision is fixed at 99999.9 hours. The outputs will reset and the
accumulated time will reset and pickup from zero if an overflow occurs.
Consequently in case of a power failure, there is a risk of losing the difference in time between
actual time and last time stored in the non-volatile memory.
1114
Technical manual
1MRK 505 344-UUS B Section 18
Metering
Section 18 Metering
18.1.1 Identification
M14879-1 v4
S00947 V1 EN-US
Pulse-counter logic (PCFCNT) function counts externally generated binary pulses, for instance
pulses coming from an external energy meter, for calculation of energy consumption values. The
pulses are captured by the binary input module and then read by the PCFCNT function. A scaled
service value is available over the station bus. The special Binary input module with enhanced
pulse counting capabilities must be ordered to achieve this functionality.
PCFCNT
BLOCK INVALID
READ_VAL RESTART
BI_PULSE* BLOCKED
RS_CNT NEW_VAL
SCAL_VAL
IEC14000043-1-en.vsd
IEC09000335 V3 EN-US
1115
Technical manual
Section 18 1MRK 505 344-UUS B
Metering
18.1.4 Signals
PID-3830-INPUTSIGNALS v1
PID-3830-OUTPUTSIGNALS v1
18.1.5 Settings
PID-3830-SETTINGS v1
1116
Technical manual
1MRK 505 344-UUS B Section 18
Metering
M13397-3 v5
The registration of pulses is done for positive transitions (0->1) on one of the 16 binary input
channels located on the Binary Input Module (BIM). Pulse counter values are sent to the station
HMI with predefined cyclicity without reset.
The reporting time period can be set in the range from 1 second to 60 minutes and is synchronized
with absolute system time. Interrogation of additional pulse counter values can be done with a
command (intermediate reading) for a single counter. All active counters can also be read by the
LON General Interrogation command (GI) or IEC 61850.
Pulse-counter logic (PCFCNT) function in the IED supports unidirectional incremental counters.
That means only positive values are possible. The counter uses a 32 bit format, that is, the
reported value is a 32-bit, signed integer with a range 0...+2147483647. The counter is reset at
initialization of the IED.
The reported value to station HMI over the station bus contains Identity, Scaled Value (pulse count
x scale), Time, and Pulse Counter Quality. The Pulse Counter Quality consists of:
The transmission of the counter value by SPA can be done as a service value, that is, the value
frozen in the last integration cycle is read by the station HMI from the database. PCFCNT updates
the value in the database when an integration cycle is finished and activates the NEW_VAL signal
in the function block. This signal can be connected to an Event function block, be time tagged, and
transmitted to the station HMI. This time corresponds to the time when the value was frozen by
the function.
The pulse-counter logic function requires a binary input card, BIMp, that is specially
adapted to the pulse-counter logic function.
M13399-3 v9
Figure 608 shows the pulse-counter logic function block with connections of the inputs and
outputs.
1117
Technical manual
Section 18 1MRK 505 344-UUS B
Metering
The BI_PULSE input is connected to the used input of the function block for the Binary Input
Module (BIM).
Each pulse-counter logic function block has four binary output signals that can be connected to an
Event function block for event recording: INVALID, RESTART, BLOCKED and NEW_VAL. The
SCAL_VAL signal can be connected to the IEC Event function block.
The INVALID signal is a steady signal and is set if the Binary Input Module, where the pulse counter
input is located, fails or has wrong configuration.
The RESTART signal is a steady signal and is set when the reported value does not comprise a
complete integration cycle. That is, in the first message after IED pickup, in the first message after
deblocking, and after the counter has wrapped around during last integration cycle.
The BLOCKED signal is a steady signal and is set when the counter is blocked. There are two
reasons why the counter is blocked:
The NEW_VAL signal is a pulse signal. The signal is set if the counter value was updated since last
report.
1118
Technical manual
1MRK 505 344-UUS B Section 18
Metering
The SCAL_VAL signal consists of scaled value (according to parameter Scale), time and status
information.
M13404-2 v5
18.2.1 Identification
SEMOD175537-2 v4
Measurements function block (CVMMXN) can be used to measure active as well as reactive power
values. Function for energy calculation and demand handling (ETPMMTR) uses measured active
and reactive power as input and calculates the accumulated active and reactive energy pulses, in
forward and reverse direction. Energy values can be read or generated as pulses. Maximum
demand power values are also calculated by the function. This function includes zero point
clamping to remove noise from the input signal. As output of this function: periodic energy
calculations, integration of energy values, calculation of energy pulses, alarm signals for limit
violation of energy values and maximum power demand, can be found.
The values of active and reactive energies are calculated from the input power values by
integrating them over a selected time tEnergy. The integration of active and reactive energy values
will happen in both forward and reverse directions. These energy values are available as output
signals and also as pulse outputs. Integration of energy values can be controlled by inputs
(STARTACC and STOPACC) and EnaAcc setting and it can be reset to initial values with RSTACC
input.
The maximum demand for active and reactive powers are calculated for the set time interval
tEnergy and these values are updated every minute through output channels. The active and
reactive maximum power demand values are calculated for both forward and reverse direction and
these values can be reset with RSTDMD input.
1119
Technical manual
Section 18 1MRK 505 344-UUS B
Metering
ETPMMTR
P* ACCINPRG
Q* EAFPULSE
STARTACC EARPULSE
STOPACC ERFPULSE
RSTACC ERRPULSE
RSTDMD EAFALM
EARALM
ERFALM
ERRALM
EAFACC
EARACC
ERFACC
ERRACC
MAXPAFD
MAXPARD
MAXPRFD
MAXPRRD
IEC14000019-1-en.vsd
IEC14000019 V1 EN-US
18.2.4 Signals
PID-3843-INPUTSIGNALS v5
PID-3843-OUTPUTSIGNALS v5
1120
Technical manual
1MRK 505 344-UUS B Section 18
Metering
18.2.5 Settings
PID-3843-SETTINGS v5
1121
Technical manual
Section 18 1MRK 505 344-UUS B
Metering
1122
Technical manual
1MRK 505 344-UUS B Section 18
Metering
The instantaneous output values of active and reactive power from the Measurements function
CVMMXN are used and integrated over a selected time tEnergy to measure the integrated energy.
Figure 610 shows the overall functionality of the energy calculation and demand handling function
ETPMMTR.
MAXPAFD
RSTDMD
MAXPARD
MAXPRFD
P
MAXPRRD
Zero Clamping Maximum Power
EAFALM
Detection Demand Calculation
Q EARALM
ERFALM
ERRALM
ACCINPRG
EAFPULSE
EARPULSE
ERFPULSE
Energy Accumulation ERRPULSE
STARTACC
Calculation EAFACC
EARACC
STOPACC
ERFACC
ERRACC
RSTACC
IEC13000185-2-en.vsd
IEC13000185 V2 EN-US
STOPACC
FALSE
STARTACC T
³1
& F ACCINPRG
EnaAcc &
q-1
RSTACC
1123
Technical manual
Section 18 1MRK 505 344-UUS B
Metering
RSTACC
EAFPrestVal
ACCINPRG
P* (ACTIVE FORWARD)
X
T
T EAFACC
60.0
F
F
&
q-1
1000 GWh T
-1 F
q 0.0
a
a>b
b
-1
q = unit delay
IEC13000187-5-en.vsdx
IEC13000187 V5 EN-US
1124
Technical manual
1MRK 505 344-UUS B Section 18
Metering
tEnergyOffPls
EAFACC
a Counter q-1
a>b CU
1000 GWh b CV
Rst
tOff
t
R I q-1
0
÷ X
R I T
EAFPULSE
a TP
a>b F
b
EAFAccPlsQty ÷ 0
Counter
CU
CV
RSTACC
Rst
q-1
tEnergyOnPls
Figure 613: Logic for pulse generation of integrated active forward energy
The maximum demand values for active and reactive power are calculated for the set time interval
tEnergy. The maximum values are updated every minute and stored in a register available over
communication and from outputs MAXPAFD, MAXPARD, MAXPRFD and MAXPRRD for the active and
reactive power forward and reverse direction. When the RSTDMD input is active from the local HMI
reset menu, these outputs are reset to zero. The energy alarm is activated once the periodic
energy value crosses the energy limit ExLim. Figure 614 shows the logic of alarm for active forward
energy exceeds limit and Maximum forward active power demand value. Similarly, the maximum
power calculation and energy alarm outputs in the active reverse, reactive forward and reactive
reverse is implemented.
P (ACTIVE FORWARD)
Average Power
X a EAFALM
tEnergy Calculation a>b
b
EALim
RSTMAXD
0.0 T MAXPAFD
MAX F
q-1
q-1 = unit delay
IEC13000189-4-en.vsd
IEC13000189 V4 EN-US
Figure 614: Logic for maximum power demand calculation and energy alarm
1125
Technical manual
Section 18 1MRK 505 344-UUS B
Metering
Table 878:
Function Range or value Accuracy
Energy metering MWh Export/Import, MVarh Export/ Input from MMXU. No extra error at
Import steady load
1126
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
Each IED is provided with a communication interface, enabling it to connect to one or many
substation level systems or equipment, either on the Substation Automation (SA) bus or
Substation Monitoring (SM) bus.
Status of the protocols can be viewed in the LHMI under Main menu/Diagnostics/IED status/
Protocol diagnostics. The diagnostic values are:
1127
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
IEC15000400-1-en.vsd
IEC15000400 V1 EN-US
IEC 61850 Ed.1 or Ed.2 can be chosen by a setting in PCM600. The IED is equipped with single or
double optical Ethernet rear ports (order dependent) for IEC 61850-8-1 station bus
communication. The IEC 61850-8-1 communication is also possible from the electrical Ethernet
front port. IEC 61850-8-1 protocol allows intelligent electrical devices (IEDs) from different vendors
to exchange information and simplifies system engineering. IED-to-IED communication using
GOOSE and client-server communication over MMS are supported. Disturbance recording file
(COMTRADE) uploading can be done over MMS or FTP.
1128
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
When double Ethernet ports are activated, make sure that the two ports are
connected to different subnets. For example: Port 1 has IP-address 138.227.102.10
with subnet mask 255.255.255.0 and port 2 has IP-address 138.227.103.10 with
subnet mask 255.255.255.0
19.4.3 Settings
PID-6495-SETTINGS v3
1129
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
M15031-1 v7
Generic communication function for Single Point indication SPGAPC is used to send one single
logical signal to other systems or equipment in the substation.
SPGAPC
BLOCK
^IN
IEC14000021-1-en.vsd
IEC14000021 V1 EN-US
SP16GAPC
BLOCK
^IN1
^IN2
^IN3
^IN4
^IN5
^IN6
^IN7
^IN8
^IN9
^IN10
^IN11
^IN12
^IN13
^IN14
^IN15
^IN16
IEC14000020-1-en.vsd
IEC14000020 V1 EN-US
1130
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
PID-3780-INPUTSIGNALS v5
PID-3781-INPUTSIGNALS v5
The function does not have any parameters available in the local HMI or PCM600.
1131
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
PID-3781-MONITOREDDATA v3
Upon receiving a signal at its input, Generic communication function for Single Point indication
(SPGAPC) function sends the signal over IEC 61850-8-1 to the equipment or system that requests
this signal. To get the signal, PCM600 must be used to define which function block in which
equipment or system should receive this information.
1132
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
Generic communication function for Measured Value MVGAPC function is used to send the
instantaneous value of an analog signal to other systems or equipment in the substation. It can
also be used inside the same IED, to attach a RANGE aspect to an analog value and to permit
measurement supervision on that value.
MVGAPC
BLOCK ^VALUE
^IN RANGE
IEC14000022-1-en.vsd
IEC14000022 V1 EN-US
PID-3779-INPUTSIGNALS v5
PID-3779-OUTPUTSIGNALS v5
PID-3779-SETTINGS v5
1133
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
Upon receiving an analog signal at its input, Generic communication function for Measured Value
(MVGAPC) will give the instantaneous value of the signal and the range, as output values. In the
same time, it will send over IEC 61850-8-1 the value, to other IEC 61850 clients in the substation.
GUID-00C469E6-00D4-4780-BD0D-426647AB8E0F v3.1.1
Function description LHMI and ACT IEC 61850 IEC 60617 ANSI/IEEE C37.2
identification identification identification device number
Dual ethernet port PRPSTATUS PRPSTATUS - -
link status
IEC 62439-3 parallel PRP PRP - -
redundancy
protocol
1134
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
Redundant station bus communication according to IEC 62439-3 Edition 1 and IEC 62439-3 Edition
2 parallel redundancy protocol (PRP) are available as options when ordering IEDs. Redundant
station bus communication according to IEC 62439-3 uses both port AB and port CD on the OEM
module.
PRPSTATUS
PRP-A LINK
PRP-A VALID
PRP-B LINK
PRP-B VALID
IEC09000757.vsd
IEC09000757 V2 EN-US
19.4.7.3 Signals
PID-4074-OUTPUTSIGNALS v4
19.4.7.4 Settings
PID-3190-SETTINGS v5
1135
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
The communication is performed in parallel, that is the same data package is transmitted on both
channels simultaneously. The received package identity from one channel is compared with data
package identity from the other channel, if they are the same, the last package is discarded.
The PRPSTATUS function block supervise the redundant communication on the two channels. If no
data package has been received on one (or both) channels within the last 10 s, the output PRP-A
LINK and/or PRP-B LINK is set to 0 which indicates an error.
1136
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
Redundancy
Supervision
Duo
Data Data
Switch A Switch B
1 2 1 2
Data Data
AB CD IED
Configuration OEM
PRP PRPSTATUS
=IEC09000758=3=en=Original.vsd
IEC09000758 V3 EN-US
The IEC/UCA 61850-9-2LE process bus communication protocol enables an IED to communicate
with devices providing measured values in digital format, commonly known as Merging Units
(MU). The rear access points are used for the communication.
1137
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
The function blocks are not represented in the configuration tool. The signals
appear only in the SMT tool when merging units (MU) are included in the
configuration with the hardware configuration tool. In the SMT tool they can be
mapped to the desired virtual input (SMAI) of the IED and used internally in the
configuration.
19.5.3 Signals
PID-4052-OUTPUTSIGNALS v5
PID-4053-OUTPUTSIGNALS v5
1138
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
PID-4054-OUTPUTSIGNALS v5
PID-4168-OUTPUTSIGNALS v5
1139
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
PID-4169-OUTPUTSIGNALS v5
PID-4170-OUTPUTSIGNALS v5
1140
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
PID-4052-SETTINGS v5
PID-4053-SETTINGS v5
1141
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
PID-4054-SETTINGS v5
PID-4168-SETTINGS v5
1142
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
PID-4169-SETTINGS v5
PID-4170-SETTINGS v5
1143
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
PID-4053-MONITOREDDATA v4
PID-4054-MONITOREDDATA v4
1144
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
PID-4168-MONITOREDDATA v4
PID-4169-MONITOREDDATA v4
PID-4170-MONITOREDDATA v4
The ABB merging units (MUs) are situated close to primary equipment, like circuit breakers,
isolators, etc. The MUs have the capability to gather measured values from measuring
1145
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
transformers, non-conventional transducers or both. The gathered data are then transmitted to
subscribers over the process bus, utilizing the IEC 61850-9-2LE protocol.
The IED communicates with the MUs over the process bus via the OEM module port "CD". For the
user, the MU appears in the IED as a normal analogue input module and is engineered in the very
same way.
1146
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
IED
Application
Station Wide
Preprocessing blocks Preprocessing blocks GPS Clock
SMAI SMAI
MU1 MU2
Splitter
Electrical-to-
Optical Converter
1PPS
TRM module OEM Module
CD
110 V 1A 1A
IEC61850-9-2LE
Ethernet Switch
IEC61850-9-2LE
IEC61850-9-2LE
ABB ABB
1PPS 1PPS
Merging Merging
Unit Unit
Combi Combi
CT CT
Sensor Sensor
Conventional VT
en08000072-2.vsd
IEC08000072 V2 EN-US
Figure 621: Example of signal path for sampled analogue values from MU and conventional
CT/VT
The function has the following alarm signals:
1147
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
• MUDATA: Indicates when sample sequence needs to be realigned. that is the application soon
needs to be restarted. The signal is raised to 2 s before the application is restarted.
• SYNCH: Indicates that the time quality of the hardware is out of the set value from parameter
synchAccLevel (1 μs, 4 μs or unspecified) and the parameter AppSynch is set to Synch. In case
of AppSynch is set to NoSynch the SYNCH output will never go high.
• SMPLLOST: Indicates that more than one sample has been lost/been marked invalid/
overflow/ been marked failed, and the sample has thereafter been substituted. When
SMPLLOST is high, protection is blocked.
• MUSYNCH: Indicates that the MU connected is not synchronized. Received from quality flag in
datastream. No IED setting affects this signal.
• TESTMODE: Indicates that the MU connected is in TestMode. Received from quality flag in
datastream. No IED setting affects this signal.
Timeout
TSYNCERR Indicates that there is some timeout on any configured time source or the time quality
is worse than specified in SynchAccLevel. The timeout is individually specified per time source
(PPS, IRIG-B, SNTP etc.) See section "Time synchronization"
Blocking condition
Application synch is not required for differential protection based on ECHO mode. A missing PPS
however will lead to a drift between MU and IED. Therefore protection functions in this case will be
blocked.
SEMOD172236-2 v2
An optical network can be used within the substation automation system. This enables
communication with the IED through the LON bus from the operator’s workplace, from the control
center and also from other terminals.
1148
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
The protocol follows the reference model for open system interconnection (OSI) designed by the
International Standardization Organization (ISO).
In this document the most common addresses for commands and events are available. For other
addresses, refer to section "".
It is assumed that the reader is familiar with LON communication protocol in general.
PID-593-SETTINGS v10
PID-4147-SETTINGS v5
M15083-3 v2
The speed of the network depends on the medium and transceiver design. With protection and
control devices, fiber optic media is used, which enables the use of the maximum speed of 1.25
Mbits/s. The protocol is a peer-to-peer protocol where all the devices connected to the network
can communicate with each other. The own subnet and node number are identifying the nodes
(max. 255 subnets, 127 nodes per one subnet).
The LON bus links the different parts of the protection and control system. The measured values,
status information, and event information are spontaneously sent to the higher-level devices. The
higher-level devices can read and write memorized values, setting values, and other parameter
data when required. The LON bus also enables the bay level devices to communicate with each
other to deliver, for example, interlocking information among the terminals without the need of a
bus master.
The LonTalk protocol supports two types of application layer objects: network variables and
explicit messages. Network variables are used to deliver short messages, such as measuring
values, status information, and interlocking/blocking signals. Explicit messages are used to
transfer longer pieces of information, such as events and explicit read and write messages to
access device data.
The benefits achieved from using the LON bus in protection and control systems include direct
communication among all terminals in the system and support for multi-master implementations.
1149
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
The LON bus also has an open concept, so that the terminals can communicate with external
devices using the same standard of network variables.
For double indications, only the first eight inputs 1–8 must be used. Inputs 9–16 can be used for
other types of events at the same event block.
Three event function blocks EVENT:1 to EVENT:3 running with a fast loop time (3 ms) are available
as basic in the IEDs.. The remaining event function blocks EVENT:4 to EVENT:9 run with a loop time
of 8 ms and EVENT:10 to EVENT:20 run with a loop time of 100 ms. The event blocks are used to
send binary signals, integers, real time values like analogue data from measuring functions and
mA input modules as well as pulse counter signals.
1150
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
16 pulse counter value function blocks PCFCNT:1 to PCFCNT:16, and 24 mA input service values
function blocks SMMI1_In1 to 6 – SMMI4_In1 to 6 are available in the IEDs.
The first LON address in every event function block is found in table 920
• No events
• OnSet, at pick-up of the signal
• OnReset, at drop-out of the signal
• OnChange, at both pick-up and drop-out of the signal
• AutoDetect, event system itself make the reporting decision, (reporting criteria for integers
has no semantic, prefer to be set by the user)
The following type of signals from application functions can be connected to the event function
block.
1151
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
Directly connected binary IO signal via binary input function block (SMBI) is always reported on
change, no changed detection is done in the event function block. Other Boolean signals, for
example a pickup or a trip signal from a protection function is event masked in the event function
block.
Both the SPA-bus command messages (R or W) and the reply messages (D, A or N) are sent using
the same message code. It is mandatory that one device sends out only one SPA-bus message at a
time to one node and waits for the reply before sending the next message.
For commands from the operator workplace to the IED for apparatus control, That is, the function
blocks type SCSWI 1 to 30, SXCBR 1 to 18 and SXSWI 1 to 24; the SPA addresses are according to
table 921.
Multiple command send function block (MULTICMDSND) is used to pack the information to one
value. This value is transmitted to the receiving node and presented for the application by a
multiple command receive function block (MULTICMDRCV). With horizontal communication, the
input BOUND on MULTICMDSND must be set to 1. There are 10 MULTICMDSND and 60
MULTICMDRCV function blocks available. These function blocks are connected using the LON
network tool (LNT). The tool also defines the service and addressing on LON.
This is an overview for configuring the network variables for the IEDs.
1152
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
LON
en05000718.vsd
IEC05000718 V2 EN-US
en05000719.vsd
IEC05000719 V1 EN-US
1153
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
en05000720.vsd
IEC05000720 V1 EN-US
There are two types of IO connectors: 1) snap-in for plastic fiber cables, and 2) ST/bayonet for
glass fiber cables. The SLM can be equipped with either type or a combination of both, which is
identified by a tag.
Connect the incoming optical fiber to the RX receiver input, and the outgoing optical fiber to the
TX transmitter output. Pay special attention to the instructions concerning handling and
connection of fiber cables.
SEMOD116913-2 v2
Table 921: SPA addresses for commands from the operator workplace to the IED for apparatus control
Name Function SPA Description
block address
BL_CMD SCSWI01 1 I 5115 SPA parameters for block
command
BL_CMD SCSWI02 1 I 5139 SPA parameters for block
command
BL_CMD SCSWI02 1 I 5161 SPA parameters for block
command
BL_CMD SCSWI04 1 I 5186 SPA parameters for block
command
BL_CMD SCSWI05 1 I 5210 SPA parameters for block
command
BL_CMD SCSWI06 1 I 5234 SPA parameters for block
command
BL_CMD SCSWI07 1 I 5258 SPA parameters for block
command
Table continues on next page
1154
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
1155
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
1156
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
1157
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
1158
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
1159
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
1160
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
1161
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
1162
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
1163
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
1164
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
1165
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
M11927-1 v2
In this section the most common addresses for commands and events are available. For other
addresses, refer to section "".
It is assumed that the reader is familiar with the SPA communication protocol in general.
Using the rear SPA port for either local or remote communication with a PC requires the following
equipment:
• Optical fibers
• Opto/electrical converter for the PC
• PC
The software needed in the PC, either local or remote, is PCM600. (Note! SPA cannot be used with
PCM600 2.6 or later).
When communicating between the local HMI and a PC, the only hardware required is a front-
connection cable. Note! SPA cannot be used from LHMI front, except for using "FSTACCS", that is,
Field Service Tool Access.
1166
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
PID-6195-SETTINGS v4
PID-6194-SETTINGS v4
M11880-3 v2
The SPA bus uses an asynchronous serial communications protocol (1 start bit, 7 data bits + even
parity, 1 stop bit) with data transfer rate up to 38400 bit/s. For more information on
recommended baud rate for each type of IED, refer to Technical reference manual. Messages on
the bus consist of ASCII characters.
The master requests slave information using request messages and sends information to the
slave in write messages. Furthermore, the master can send all slaves in common a broadcast
message containing time or other data. The inactive state of bus transmit and receive lines is a
logical "1".
The SPA addresses for the mA input service values (MIM3 to MIM16) are found in table 925.
1167
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
1168
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
1169
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
The SPA addresses for the pulse counter values PCFCNT:1 to PCFCNT:16 are found in table 926.
1170
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
The signals can be individually controlled from the operator station, remote-control gateway, or
from the local HMI on the IED. For Single command, 3 signals function block, SINGLECMD:1 to
SINGLECMD:3, the address is for the first output. The other outputs follow consecutively after the
first one. For example, output 7 on the SINGLECMD:2 function block has the 5O533 address.
The SPA addresses for Single command, 16 signals functions SINGLECMD:1 to SINGLECMD:3 are
found in table 927.
1171
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
Function block SPA address CMD Input SPA address CMD output
SINGLECMD3-Cmd1 4-S-4705 5-O-543
SINGLECMD3-Cmd2 4-S-4706 5-O-544
SINGLECMD3-Cmd3 4-S-4707 5-O-545
SINGLECMD3-Cmd4 4-S-4708 5-O-546
SINGLECMD3-Cmd5 4-S-4709 5-O-547
SINGLECMD3-Cmd6 4-S-4710 5-O-548
SINGLECMD3-Cmd7 4-S-4711 5-O-549
SINGLECMD3-Cmd8 4-S-4712 5-O-550
SINGLECMD3-Cmd9 4-S-4713 5-O-551
SINGLECMD3-Cmd10 4-S-4714 5-O-552
SINGLECMD3-Cmd11 4-S-4715 5-O-553
SINGLECMD3-Cmd12 4-S-4716 5-O-554
SINGLECMD3-Cmd13 4-S-4717 5-O-555
SINGLECMD3-Cmd14 4-S-4718 5-O-556
SINGLECMD3-Cmd15 4-S-4719 5-O-557
SINGLECMD3-Cmd16 4-S-4720 5-O-558
Figure 625 shows an application example of how the user can, in a simplified way, connect the
command function via the configuration logic circuit in a protection IED for control of a circuit
breaker.
A pulse via the binary outputs of the IED normally performs this type of command control. The SPA
addresses to control the outputs OUT1 – OUT16 in SINGLECMD:1 are shown in table 927.
SINGLECMD PULSETIMER
BLOCK ^OUT1 INPUT OUT To output board, CLOSE
#CD01-CMDOUT1 ^OUT2
#CD01-CMDOUT2 ^OUT3
#CD01-CMDOUT3 ^OUT4
#CD01-CMDOUT4 ^OUT5 AND PULSETIMER
^OUT6 INPUT1 OUT INPUT OUT To output board, OPEN
#CD01-CMDOUT5
#CD01-CMDOUT6 ^OUT7 INPUT2 NOUT
#CD01-CMDOUT7 ^OUT8 INPUT3
#CD01-CMDOUT8 ^OUT9 INPUT4
#CD01-CMDOUT9 ^OUT10
#CD01-CMDOUT10 ^OUT11
#CD01-CMDOUT11 ^OUT12
#CD01-CMDOUT12 ^OUT13
#CD01-CMDOUT13 ^OUT14
#CD01-CMDOUT14 ^OUT15
#CD01-CMDOUT15 ^OUT16
#CD01-CMDOUT16
IEC05000717-3-en.vsd
SYNCH OK
IEC05000717 V3 EN-US
Figure 625: Application example showing a simplified logic diagram for control of a circuit
breaker
The MODE input defines if the output signals from SINGLECMD:1 is off, steady or setable pulse
length signals. This is set in Parameter Setting Tool (PST) under: Main Menu/Settings / IED
Settings / Control / Commands / Single Command or via Parameter Setting Tool (PST).
1172
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
time tagged in the main processing module, while the binary input channels are time tagged
directly on each I/O module. The events are produced according to the set of event masks. The
event masks are treated commonly for both the LON and SPA channels. All events according to the
event mask are stored in a buffer, which contains up to 1000 events. If new events appear before
the oldest event in the buffer is read, the oldest event is overwritten and an overflow alarm
appears.
Two special signals for event registration purposes are available in the IED, Terminal Restarted
(0E50) and Event buffer overflow (0E51).
The input parameters can be set individually from the Parameter Setting Tool (PST) under: Main
Menu/Settings / IED Settings / Monitoring / Event Function or via parameter Setting Tool (PST)
as follows:
• No events
• OnSet, at pick-up of the signal
• OnReset, at drop-out of the signal
• OnChange, at both pick-up and drop-out of the signal
• AutoDetect, event system itself make the reporting decision, (reporting criteria for integers
has no semantic, prefer to be set by the user)
The Status and event codes for the Event functions are found in table 928.
These values are only applicable if the Event mask is masked ≠ OFF.
1173
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
EVENT
Block BLOCK
ILRANG ^INPUT1
PSTO ^INPUT2
VABRANG ^INPUT3
VBCRANG ^INPUT4
VCARANG ^INPUT5
3I0RANG ^INPUT6
3V0RANG ^INPUT7
FALSE ^INPUT8
^INPUT9
^INPUT10
^INPUT11
^INPUT12
^INPUT13
^INPUT14
^INPUT15
^INPUT16
ANSI07000065-1-en.vsd
ANSI07000065 V1 EN-US
The serial communication module (SLM) is a mezzanine module placed on the numeric processing
module (NUM) and is used for LON, SPA, IEC60870-5-103, or DNP communication.
There are two types of IO connectors: 1) snap-in for plastic fiber cables and 2) ST/bayonet for
glass fiber cables. The SLM can be equipped with either type or a combination of both, which is
identified by a tag.
Connect the incoming optical fiber to the RX receiver input, and the outgoing optical fiber to the
TX transmitter output. Pay special attention to the instructions concerning handling and
connection of fiber cables.
For setting the transfer rate (baud rate) and slave number, please refer to the Application Manual
and Commissioning Manual respectively.
1174
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
M11901-1 v2
IEC 60870-5-103 communication protocol is mainly used when a protection IED communicates
with a third party control or monitoring system. This system must have software that can
interpret the IEC 60870-5-103 communication messages.
103MEAS is a function block that reports all valid measuring types depending on connected
signals.
The set of connected input will control which ASDUs (Application Service Data Units) are
generated.
• 9 Will be generated if at least IA is connected. IB, IC, VA, VB, VC, P, Q, F are optional but there
can be no holes.
• 3.4 Will be generated if IN and VN are present.
• 3.3 Will be generated if IB, VAB, P and Q present.
• 3.2 Will be generated if IB, VAB, and P or Q missing.
• 3.1 Will be generated if IB is present and IA is missing (otherwise I_B in 9).
1175
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
19.8.2.2 Identification
GUID-3E1AB624-1B68-4018-B1BA-BC2C811F8F74 v1
I103MEAS
BLOCK
I_A
I_B
I_C
IN
V_A
V_B
V_C
V_AB
V_N
P
Q
F
ANSI10000287-1-en.vsd
ANSI10000287 V1 EN-US
19.8.2.4 Signals
PID-3972-INPUTSIGNALS v3
1176
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
19.8.2.5 Settings
PID-3972-SETTINGS v3
I103MEASUSR is a function block with user defined input measurands in monitor direction. These
function blocks include the FunctionType parameter for each block in the private range, and the
Information number parameter for each block.
19.8.3.2 Identification
GUID-A9E21066-354B-453D-8D9B-E86EE31CF5F9 v1
1177
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
I103MEASUSR
BLOCK
^INPUT1
^INPUT2
^INPUT3
^INPUT4
^INPUT5
^INPUT6
^INPUT7
^INPUT8
^INPUT9
IEC10000288-1-en.vsd
IEC10000288 V1 EN-US
19.8.3.4 Signals
PID-3791-INPUTSIGNALS v4
19.8.3.5 Settings
PID-3791-SETTINGS v4
1178
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
I103AR is a function block with defined functions for autorecloser indications in monitor direction.
This block includes the FunctionType parameter, and the information number parameter is
defined for each output signal.
19.8.4.2 Identification
GUID-7B066282-79D7-480B-BEDE-3C04F0FCBF05 v1
I103AR
BLOCK
16_ARACT
128_CBON
130_BLKD
IEC10000289-2-en.vsd
IEC10000289 V2 EN-US
1179
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
19.8.4.4 Signals
PID-3973-INPUTSIGNALS v4
19.8.4.5 Settings
PID-3973-SETTINGS v4
I103EF is a function block with defined functions for ground fault indications in monitor direction.
This block includes the FunctionType parameter, and the information number parameter is
defined for each output signal.
19.8.5.2 Identification
GUID-033731B7-1B71-4CCC-8356-1C03CBCB23FA v1
I103EF
BLOCK
51_EFFW
52_EFREV
IEC10000290-1-en.vsd
IEC10000290 V1 EN-US
1180
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
19.8.5.4 Signals
PID-3974-INPUTSIGNALS v4
19.8.5.5 Settings
PID-3974-SETTINGS v4
I103FLTPROT is used for fault indications in monitor direction. Each input on the function block is
specific for a certain fault type and therefore must be connected to a correspondent signal
present in the configuration. For example: 68_TRGEN represents the General Trip of the device,
and therefore must be connected to the general trip signal SMPPTRC_TRIP or equivalent.
The delay observed in the protocol is the time difference in between the signal that is triggering
the Disturbance Recorder and the respective configured signal to the IEC 60870-5-103
I103FLTPROT.
19.8.6.2 Identification
GUID-55593EC4-7AED-47A0-8311-DB22D013A193 v1
1181
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
I103FLTPROT
BLOCK
64_PU_A
65_PU_B
66_PU_C
67_STIN
68_TRGEN
69_TR_A
70_TR_B
71_TR_C
72_TRBKUP
73_SCL
74_FW
75_REV
76_TRANS
77_RECEV
78_ZONE1
79_ZONE2
80_ZONE3
81_ZONE4
82_ZONE5
84_STGEN
85_BFP
86_MTR_A
87_MTR_B
88_MTR_C
89_MTRN
90_IOC
91_IOC
92_IEF
93_IEF
ARINPROG
FLTLOC
ANSI10000291-1-en.vsd
ANSI10000291 V1 EN-US
19.8.6.4 Signals
PID-3956-INPUTSIGNALS v5
1182
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
19.8.6.5 Settings
PID-3956-SETTINGS v4
I103IED is a function block with defined IED functions in monitor direction. This block uses
parameter as FunctionType, and information number parameter is defined for each input signal.
19.8.7.2 Identification
GUID-5EEBE11C-C8E3-4A8A-814F-840E137DB5B5 v1
1183
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
I103IED
BLOCK
19_LEDRS
21_TESTM
22_SETCH
23_GRP1
24_GRP2
25_GRP3
26_GRP4
IEC10000292-2-en.vsd
IEC10000292 V2 EN-US
19.8.7.4 Signals
PID-3975-INPUTSIGNALS v4
19.8.7.5 Settings
PID-3975-SETTINGS v4
I103SUPERV is a function block with defined functions for supervision indications in monitor
direction. This block includes the FunctionType parameter, and the information number parameter
is defined for each output signal.
1184
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
19.8.8.2 Identification
GUID-C8113B08-3586-412C-A750-606159B1E97E v1
I103SUPERV
BLOCK
32_MEASI
33_MEASU
37_IBKUP
38_VTFF
46_GRWA
47_GRAL
IEC10000293-1-en.vsd
IEC10000293 V1 EN-US
19.8.8.4 Signals
PID-3976-INPUTSIGNALS v4
19.8.8.5 Settings
PID-3976-SETTINGS v4
1185
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
19.8.9 Status for user defined signals for IEC 60870-5-103 I103USRDEF
I103USRDEF is a function block with user defined input signals in monitor direction. Each instance
is associated with a Function Type (FUN) and each input signal with an Information Number (INF).
Additionally, all input signals may be defined to use relative time and how to respond to a GI
request.
The user is responsible for assigning a proper FUN value and proper INF values to all connected
inputs. See Settings for details.
19.8.9.2 Identification
GUID-474FDF39-CEFC-4370-9393-13BE62159969 v2
IEC10000294 V2 EN-US
19.8.9.4 Signals
PID-6485-INPUTSIGNALS v4
1186
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
GUID-9E29DE39-EA74-4D62-A2BA-F8E31A3D8757 v1
RT_START registers the positive transition (0->1) of a pulse and sets the time from which relative
time is derived. Relative time is assigned only to inputs where the corresponding TypNo
parameter is set to Relative. The maximum relative time and unit conform to the IEC60870-5-103
standard.
19.8.9.5 Settings
PID-6485-SETTINGS v4
1187
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
GUID-86DE9DBA-BE2F-4CC9-B447-1D2D86849EFF v1
The FunctionType parameter associates a particular instance of the function block with a FUN.
Refer to the IEC60870-5-103 standard for details.
The InfNon parameters are used to associate each individual input signal with a userdefined INF.
Refer to the IEC60870-5-103 standard for details.
The TypNon parameters determine if messages use absolute or relative time. This adheres to the
TYPE IDENTIFICATION (TYP) message types 1 (time-tagged message) and 2 (time-tagged message
with relative time) of the IEC60870-5-103 standard.
The GiNon parameters determine whether a message is sent as a part of a GI reply or not. Refer to
the IEC60870-5-103 standard for details.
I103CMD is a command function block in control direction with pre-defined output signals. The
signals are in steady state, not pulsed, and stored in the IED in case of restart.
19.8.10.2 Identification
GUID-CFD43980-0791-40D1-9136-CF4CCC35549A v1
1188
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
I103CMD
BLOCK 16-AR
17-DIFF
18-PROT
IEC10000282-1-en.vsd
IEC10000282 V1 EN-US
19.8.10.4 Signals
PID-3969-INPUTSIGNALS v4
PID-3969-OUTPUTSIGNALS v4
19.8.10.5 Settings
PID-3969-SETTINGS v4
I103IEDCMD is a command block in control direction with defined IED functions. All outputs are
pulsed and they are NOT stored. Pulse length is fixed to 400ms.
19.8.11.2 Identification
GUID-0D0B2477-1B0C-48F3-B047-CCF9C7A71856 v1
1189
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
I103IEDCMD
BLOCK 19-LEDRS
23-GRP1
24-GRP2
25-GRP3
26-GRP4
IEC10000283-1-en.vsd
IEC10000283 V1 EN-US
19.8.11.4 Signals
PID-3788-INPUTSIGNALS v4
PID-3788-OUTPUTSIGNALS v4
19.8.11.5 Settings
PID-3788-SETTINGS v4
I103USRCMD is a command block in control direction with user defined output signals. These
function blocks include the FunctionType parameter for each block in the private range, and the
Information number parameter for each output signal.
1190
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
19.8.12.2 Identification
GUID-9D6D1636-36C6-4C4E-B157-2D827820DDC7 v1
I103USRCMD
BLOCK ^OUTPUT1
^OUTPUT2
^OUTPUT3
^OUTPUT4
^OUTPUT5
^OUTPUT6
^OUTPUT7
^OUTPUT8
IEC10000284-1-en.vsd
IEC10000284 V1 EN-US
19.8.12.4 Signals
PID-3790-INPUTSIGNALS v4
PID-3790-OUTPUTSIGNALS v4
1191
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
19.8.12.5 Settings
PID-3790-SETTINGS v4
I103GENCMD is used for transmitting generic commands over IEC 60870-5-103. The function has
two outputs signals CMD_OFF and CMD_ON that can be used to implement double-point
command schemes.
The I103GENCMD component can be configured as either 2 pulsed ON/OFF or 2 steady ON/OFF
outputs. The ON output is pulsed with a command with value 2, while the OFF output is pulsed
with a command value 1. If in steady mode is ON asserted and OFF deasserted with command 2
and vice versa with command 1. Steady mode is selected by setting PulseLength=0. The
I103GENCMD is retained, and a command in steady mode will be reissued on restart.
19.8.13.2 Identification
GUID-1933A30C-5214-4116-8CD3-91BD975FACED v1
1192
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
I103GENCMD
BLOCK ^CMD_OFF
^CMD_ON
IEC10000285-1-en.vsd
IEC10000285 V1 EN-US
19.8.13.4 Signals
PID-3970-INPUTSIGNALS v4
PID-3970-OUTPUTSIGNALS v4
19.8.13.5 Settings
PID-3970-SETTINGS v4
19.8.14 IED commands with position and select for IEC 60870-5-103
I103POSCMD
I103POSCMD is a transceiver function that monitors activity on its input signals and interprets any
state transition into commands then sent over an established IEC 60870-5-103 link. Additionally, it
listens for general interrogation (GI) requests and replies to those with a GI response message
with the current state of each connected input.
Input POSITION is a double-indication signal, and it is GI enabled. This means that any state
transition, that is to ON, OFF, intermediate and faulty, is reported spontaneously. However, the
1193
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
intermediate and faulty states may be suppressed by setting the Report Intermediate Position =
Off. See the settings for RS485 and optical serial communication for more information.
Input SELECT is a single-indication signal, and it is also GI enabled. State transitions to ON and
OFF are reported spontaneously.
When input BLOCK is ON, the function will ignore GI requests and cease all monitoring activity.
Consequently, no transitions will be detected.
The I103POSCMD function is also equipped with three additional commands: Select, Operate and
Cancel. These are hidden in ACT and respond only to the base INF+1, INF+2 and INF+3 respectively.
The base INF (Information Number) parameter is an IEC 60870-5-103 identifier that associates a
function in a 103 Master (such as Scada) with its equivalent in the IED.
19.8.14.2 Identification
GUID-ABF81C27-4605-4A15-9CF5-77FF82DE8747 v1
I103POSCMD
BLOCK
POSITION
SELECT
IEC10000286-1-en.vsd
IEC10000286 V1 EN-US
19.8.14.4 Signals
PID-3971-INPUTSIGNALS v2
19.8.14.5 Settings
PID-6597-SETTINGS v4
1194
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
I103POSCMDV is a transceiver function that monitors activity on its input signals and interprets
any state transition into commands sent over an established IEC 60870-5-103 link. Additionally, it
listens for general interrogation (GI) requests, and replies to those with a GI response message
with the current state of each connected input.
Input POSITION is a double-indication signal, and it is GI enabled. This means that any state
transition, that is to ON, OFF, intermediate and faulty, is reported spontaneously. However, the
intermediate and faulty states may be suppressed by setting the Report Intermediate Position =
Off. See the settings for RS485 and optical serial communication for more information.
When input BLOCK is ON, the function ignores GI requests and ceases all monitoring activity.
Consequently, no transitions will be detected.
19.8.15.2 Identification
GUID-2249B679-03E4-43CC-B690-916246FE6A31 v1
IEC15000081 V1 EN-US
19.8.15.4 Signals
PID-6578-INPUTSIGNALS v4
19.8.15.5 Settings
PID-6578-SETTINGS v5
1195
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
• Event handling
• Report of analog service values (measurements)
• Fault location
• Command handling
• Autorecloser ON/OFF
• Teleprotection ON/OFF
• Protection ON/OFF
• LED reset
• Characteristics 1 - 4 (Setting groups)
• File transfer (disturbance files)
• Time synchronization
For detailed information about IEC 60870-5-103, refer to the IEC 60870 standard part 5:
Transmission protocols, and to the section 103: Companion standard for the informative interface
of protection equipment.
The information types are supported when corresponding functions are included in the protection
and control IED.
Be aware of that different cycle times for function blocks must be considered to
ensure correct time stamping.
Number of instances: 1
1196
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
Number of instances: 1
Number of instances: 4
Function type for each function block instance in private range is selected with parameter
FunctionType.
Information number must be selected for each output signal. Default values are 1 - 8.
2* Output signal 02
3* Output signal 03
4* Output signal 04
5* Output signal 05
6* Output signal 06
7* Output signal 07
8* Output signal 08
1197
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
Status M11874-107 v1
Terminal status indications in monitor direction, I103IED M11874-109 v7
Indication block for status in monitor direction with defined IED functions.
Number of instances: 1
Number of instances: 20
Number of instances: 1
1198
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
Number of instances: 1
Number of instances: 1
1199
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
Table 970:
INF Description TYP GI COT
64 Pickup phase A 2 Y 1,7,9
65 Pickup phase B 2 Y 1,7,9
66 Pickup phase C 2 Y 1,7,9
67 Pickup residual current IN 2 Y 1,7,9
68 Trip general 2 N 1,7
69 Trip phase A 2 N 1,7
70 Trip phase B 2 N 1,7
71 Trip phase C 2 N 1,7
72 Back up trip I>> 2 N 1,7
73 Fault location in ohm 4 N 1,7
74 Forward/line 2 N 1,7
75 Reverse/busbar 2 N 1,7
76 Signal transmitted 2 N 1,7
77 Signal received 2 N 1,7
78 Zone 1 2 N 1,7
79 Zone 2 2 N 1,7
80 Zone 3 2 N 1,7
81 Zone 4 2 N 1,7
82 Zone 5 2 N 1,7
84 Pickup general 2 Y 1,7,9
85 Breaker failure 2 N 1,7
86 Trip measuring system phase A 2 N 1,7
87 Trip measuring system phase B 2 N 1,7
88 Trip measuring system phase C 2 N 1,7
89 Trip measuring system neutral 2 N 1,7
N
90 Over current trip, stage low 2 N 1,7
91 Over current trip, stage high 2 N 1,7
92 Ground-fault trip, stage low 2 N 1,7
93 Ground-fault trip, stage high 2 N 1,7
Measurands M11874-382 v2
Function blocks in monitor direction for input measurands. Typically connected to monitoring
function, for example to power measurement CVMMXN.
The IED reports all valid measuring types depending on connected signals.
Upper limit for measured currents, active/reactive-power is 2.4 times rated value.
1200
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
Upper limit for measured voltages and frequency is 1.2 times rated value.
The upper limit is the maximum value that can be encoded into the ASDU (Application Service Data
Unit). Any value higher than this value will be tagged as OVERFLOW. The factors 1.2 and 2.4 are
taken from the 103 standard and require that a rated value to use as base exists, and then use 1.2
or 2.4 times <rated> as maxVal. You can use 2.4 times rated as maxVal, but as there is no way to
propagate value to client, the use of a scale factor on <rated> does not make much difference.
If the client has a hard-coded gain of 1.2 * <rated> then client-scaled-max ::= 1.2 times
<maxVal>/1.2
Resolution is <maxVal> / 4095 and hence the lowest possible maxVal yields the best accuracy.
1201
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
Example: Input1, Input2, and Input4 are connected, Input3 is not connected.
<Number of information elements> will be 3 (Input3 NOT connected) -1 = 2, that is, only Input1 and
Input2 will be transmitted.
Analog signals, 40-channels: the channel number for each channel has to be specified. Channels
used in the public range are 1 to 8 and with:
Channel number used for the remaining 32 analog signals are numbers in the private range 64 to
95.
Binary signals, 96-channels: for each channel the user can specify a FUNCTION TYPE and an
INFORMATION NUMBER.
M11874-629 v7
Disturbance upload
All analog and binary signals that are recorded with disturbance recorder can be reported to the
master. The last eight disturbances that are recorded are available for transfer to the master. A
1202
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
successfully transferred disturbance (acknowledged by the master) will not be reported to the
master again.
When a new disturbance is recorded by the IED a list of available recorded disturbances will be
sent to the master, an updated list of available disturbances can be sent whenever something has
happened to disturbances in this list. For example, when a disturbance is deleted (by other client,
for example, SPA) or when a new disturbance has been recorded or when the master has uploaded
a disturbance.
Information sent in the disturbance upload is specified by the standard; however, some of the
information are adapted to information available in disturbance recorder in the IED series.
This section describes all data that is not exactly as specified in the standard.
ASDU23
In ‘list of recorded disturbances’ (ASDU23) an information element named SOF (status of fault)
exists. This information element consists of 4 bits and indicates whether:
• Bit TP: the protection equipment has tripped during the fault
• Bit TM: the disturbance data are currently being transmitted
• Bit TEST: the disturbance data have been recorded during normal operation or test mode.
• Bit OTEV: the disturbance data recording has been initiated by another event than pick-up
The only information that is easily available is test-mode status. The other information is always
set (hard coded) to:
Another information element in ASDU23 is the FAN (fault number). According to the standard this
is a number that is incremented when a protection function takes action. FAN is equal to
disturbance number, which is incremented for each disturbance.
ASDU26 / ASDU31
When a disturbance has been selected by the master by sending ASDU24, the protection
equipment answers by sending ASDU26, which contains an information element named NOF
(number of grid faults). This number must indicate fault number in the power system,that is, a
fault in the power system with several trip and auto-reclosing has the same NOF (while the FAN
must be incremented). NOF is just as FAN, equal to disturbance number.
M11874-482 v2
1203
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
Supported
Optical interface
glass fiber Yes
plastic fiber
Transmission speed
9600 bit/s Yes
19200 bit/s Yes
Link Layer
DFC-bit used Yes
Connectors
connector F-SMA No
connector BFOC/2.5 Yes
Supported
Selection of standard ASDUs in monitoring direction
ASDU Yes
1 Time-tagged message Yes
2 Time-tagged message with rel. time Yes
3 Measurands I Yes
4 Time-tagged message with rel. time Yes
5 Identification Yes
6 Time synchronization Yes
8 End of general interrogation Yes
9 Measurands II Yes
10 Generic data No
11 Generic identification No
23 List of recorded disturbances Yes
26 Ready for transm. of disturbance data Yes
27 Ready for transm. of a channel Yes
28 Ready for transm of tags Yes
29 Transmission of tags Yes
30 Transmission fo disturbance data Yes
31 End of transmission Yes
Selection of standard ASDUs in control direction
ASDU Yes
6 Time synchronization Yes
7 General interrogation Yes
10 Generic data No
Table continues on next page
1204
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
Supported
20 General command Yes
21 Generic command No
24 Order for disturbance data transmission Yes
25 Acknowledgement for distance data Yes
transmission
Selection of basic application functions
Test mode No
Blocking of monitoring direction Yes
Disturbance data Yes
Private data Yes
Generic services No
The serial communication module (SLM) is used for SPA/IEC 60870-5-103/DNP and LON
communication. This module is a mezzanine module, and can be placed on the Analog/Digital
conversion module (ADM). The serial communication module can have connectors for two plastic
fiber cables (snap-in) or two glass fiber cables (ST, bayonet) or a combination of plastic and glass
fiber. Three different types are available depending on type of fiber.
The incoming optical fiber is connected to the RX receiver input, and the outgoing optical fiber to
the TX transmitter output. When the fiber optic cables are laid out, pay special attention to the
instructions concerning the handling and connection of the optical fibers. The module is identified
with a number on the label on the module.
M11921-1 v4
GOOSE communication can be used for exchanging information between IEDs via the IEC
61850-8-1 station communication bus. This is typically used for sending apparatus position
indications for interlocking or reservation signals for 1-of-n control. GOOSE can also be used to
exchange any boolean, integer, double point and analog measured values between IEDs.
1205
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
GOOSEINTLKRCV
BLOCK ^RESREQ
^RESGRANT
^APP1_OP
^APP1_CL
APP1VAL
^APP2_OP
^APP2_CL
APP2VAL
^APP3_OP
^APP3_CL
APP3VAL
^APP4_OP
^APP4_CL
APP4VAL
^APP5_OP
^APP5_CL
APP5VAL
^APP6_OP
^APP6_CL
APP6VAL
^APP7_OP
^APP7_CL
APP7VAL
^APP8_OP
^APP8_CL
APP8VAL
^APP9_OP
^APP9_CL
APP9VAL
^APP10_OP
^APP10_CL
APP10VAL
^APP11_OP
^APP11_CL
APP11VAL
^APP12_OP
^APP12_CL
APP12VAL
^APP13_OP
^APP13_CL
APP13VAL
^APP14_OP
^APP14_CL
APP14VAL
^APP15_OP
^APP15_CL
APP15VAL
COMMVALID
TEST
IEC07000048.vsd
IEC07000048 V3 EN-US
GUID-2DC54788-86AF-4B4B-8E57-A89E30F0C433 v1
Except for the BLOCK input, the rest of the inputs of this GOOSE function block are
used for GOOSE connections. These connections are visible and possible to make
only if Easy GOOSE engineering is enabled. For instructions on how to enable Easy
GOOSE engineering in PCM600, refer to the Engineering Manual.
1206
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
PID-3784-INPUTSIGNALS v4
PID-3784-OUTPUTSIGNALS v4
1207
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
PID-3784-SETTINGS v4
The APPxVAL output will be HIGH if the incoming message is with valid data.
The COMMVALID output will become LOW when the sending IED is under total failure condition
and the GOOSE transmission from the sending IED does not happen.
The TEST output will go HIGH if the sending IED is in test mode.
1208
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
Receiver in block 0 0 1 0
Receiver in block and communication 0 0 0 0
error
Receiver in test mode and incoming data Updated 1 1 0
with q= Normal
Receiver in test mode and incoming data Updated 1 1 1
with q= Test
Communication Error 0 0 0 0
At least one of the inputs of this GOOSE block must be linked either in SMT by
means of a cross or in ACT by means of a GOOSE connection (if easy GOOSE
engineering is enabled) to receive any data. Only those outputs whose source input
is linked/connected will be updated.
The implementation for IEC 61850 quality data handling is restricted to a simple
level. If quality data validity is GOOD then the APPxVAL output will be HIGH. If
quality data validity is INVALID, QUESTIONABLE, OVERFLOW, FAILURE or OLD DATA
then the APPxVAL output will be LOW.
1209
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
GOOSEBINRCV
BLOCK ^OUT1
DVALID1
^OUT2
DVALID2
^OUT3
DVALID3
^OUT4
DVALID4
^OUT5
DVALID5
^OUT6
DVALID6
^OUT7
DVALID7
^OUT8
DVALID8
^OUT9
DVALID9
^OUT10
DVALID10
^OUT11
DVALID11
^OUT12
DVALID12
^OUT13
DVALID13
^OUT14
DVALID14
^OUT15
DVALID15
^OUT16
DVALID16
COMMVALID
TEST
IEC07000047.vsd
IEC07000047 V3 EN-US
PID-3782-INPUTSIGNALS v4
PID-3782-OUTPUTSIGNALS v4
1210
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
PID-3782-SETTINGS v4
1211
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
The DVALIDx output will be HIGH if the incoming message is with valid data.
The COMMVALID output will become LOW when the sending IED is under total failure condition
and the GOOSE transmission from the sending IED does not happen.
The TEST output will go HIGH if the sending IED is in test mode.
Receiver in block 0 0 1 0
Receiver in block and communication 0 0 0 0
error
Receiver in test mode and incoming data Updated 1 1 0
with q= Normal
Receiver in test mode and incoming data Updated 1 1 1
with q= Test
Communication Error 0 0 0 0
At least one of the inputs of this GOOSE block must be linked either in SMT by
means of a cross or in ACT by means of a GOOSE connection (if easy GOOSE
engineering is enabled) to receive any data. Only those outputs whose source input
is linked/connected will be updated.
The implementation for IEC 61850 quality data handling is restricted to a simple
level. If quality data validity is GOOD then the DVALIDx output will be HIGH. If
quality data validity is INVALID, QUESTIONABLE, OVERFLOW, FAILURE or OLD DATA
then the DVALIDx output will be LOW.
19.11.1 Identification
GUID-8C11DB9A-7844-4E1F-A6BB-D97ECE350FC1 v1
1212
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
GOOSEDPRCV is used to receive a double point value using IEC61850 protocol via GOOSE.
GOOSEDPRCV
BLOCK ^DPOUT
DATAVALID
COMMVALID
TEST
IEC10000249-1-en.vsd
IEC10000249 V1 EN-US
19.11.4 Signals
PID-3981-INPUTSIGNALS v4
PID-3981-OUTPUTSIGNALS v4
19.11.5 Settings
PID-3981-SETTINGS v4
The DATAVALID output will be HIGH if the incoming message is with valid data.
The COMMVALID output will become LOW when the sending IED is under total failure condition
and the GOOSE transmission from the sending IED does not happen.
1213
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
The TEST output will go HIGH if the sending IED is in test mode.
The input of this GOOSE block must be linked in SMT by means of a cross to receive
the double point values.
19.12.1 Identification
GUID-93A1E81B-1DE8-483A-BB3B-DB771EE66DC1 v1
GOOSEINTRCV is used to receive an integer value using IEC61850 protocol via GOOSE.
GOOSEINTRCV
BLOCK ^INTOUT
DATAVALID
COMMVALID
TEST
IEC10000250-1-en.vsd
IEC10000250 V1 EN-US
19.12.4 Signals
PID-2529-INPUTSIGNALS v18
1214
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
PID-2529-OUTPUTSIGNALS v18
19.12.5 Settings
PID-2529-SETTINGS v18
The DATAVALID output will be HIGH if the incoming message is with valid data.
The COMMVALID output will become LOW when the sending IED is under total failure condition
and the GOOSE transmission from the sending IED does not happen.
The TEST output will go HIGH if the sending IED is in test mode.
The input of this GOOSE block must be linked in SMT by means of a cross to receive
the integer values.
19.13.1 Identification
GUID-B1FFBE08-C823-4A58-9FE0-A9A20DA6BB44 v1
1215
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
GOOSEMVRCV is used to receive measured value using IEC61850 protocol via GOOSE.
GOOSEMVRCV
BLOCK ^MVOUT
DATAVALID
COMMVALID
TEST
IEC10000251-1-en.vsd
IEC10000251 V1 EN-US
19.13.4 Signals
PID-2530-INPUTSIGNALS v18
PID-2530-OUTPUTSIGNALS v18
19.13.5 Settings
PID-2530-SETTINGS v18
The DATAVALID output will be HIGH if the incoming message is with valid data.
The COMMVALID output will become LOW when the sending IED is under total failure condition
and the GOOSE transmission from the sending IED does not happen.
1216
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
The TEST output will go HIGH if the sending IED is in test mode.
The input of this GOOSE block must be linked in SMT by means of a cross to receive
the measured value.
19.14.1 Identification
GUID-F2B30A70-842E-435E-8FAB-B1E58B9C0164 v1
GOOSESPRCV is used to receive a single point value using IEC61850 protocol via GOOSE.
GOOSESPRCV
BLOCK ^SPOUT
DATAVALID
COMMVALID
TEST
IEC10000248-1-en.vsd
IEC10000248 V1 EN-US
19.14.4 Signals
PID-2527-INPUTSIGNALS v18
1217
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
PID-2527-OUTPUTSIGNALS v18
19.14.5 Settings
PID-2527-SETTINGS v18
The DATAVALID output will be HIGH if the incoming message is with valid data.
The COMMVALID output will become LOW when the sending IED is under total failure condition
and the GOOSE transmission from the sending IED does not happen.
The TEST output will go HIGH if the sending IED is in test mode.
The input of this GOOSE block must be linked in SMT by means of a cross to receive
the binary single point values.
19.15.1 Identification
GUID-CD59C2EE-F937-4CCA-83C1-181F925B8A40 v1
1218
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
GOOSEVCTRCONF function is used to control the rate (in seconds) at which voltage control
information from TR8ATCC (90) is transmitted/received to/from other IEDs via GOOSE
communication. GOOSEVCTRCONF function is visible in PST.
The following voltage control information can be sent from TR8ATCC (90) via GOOSE
communication:
• BusV
• LoadAIm
• LoadARe
• PosRel
• SetV
• VCTRStatus
• X2
19.15.3 Settings
PID-2537-SETTINGS v12
19.16.1 Identification
GUID-470735CB-59CE-4935-85A1-48E9947817DF v1
GOOSEVCTRRCV component receives the voltage control data from GOOSE network at the user
defined rate.
This component also checks the received data validity, communication validity and test mode.
Communication validity will be checked upon the rate of data reception. Data validity also
depends upon the communication. If communication is invalid then data validity will also be
1219
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
invalid. IEC 61850 also checks for data validity using internal parameters which will also be passed
to the DATAVALID output.
GOOSEVCTRRCV
BLOCK VCTR_RCV
DATAVALID
COMMVALID
TEST
IEC10000252-1-en.vsd
IEC10000252 V1 EN-US
19.16.4 Signals
PID-4108-INPUTSIGNALS v4
PID-4108-OUTPUTSIGNALS v4
GUID-1A6E066C-6399-4D37-8CA5-3074537E48B2 v2
The IED provides two function blocks enabling several IEDs to send and receive signals via the
interbay bus. The sending function block, MULTICMDSND, takes 16 binary inputs. LON enables
these to be transmitted to the equivalent receiving function block, MULTICMDRCV, which has 16
binary outputs.
1220
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
The common behavior for all 16 outputs of the MULTICMDRCV is set to either of two modes:
Steady or Pulse.
• 1 = Steady: This mode simply forwards the received signals to the binary outputs.
• 2 = Pulse: When a received signal transitions from 0 (zero) to 1 (one), a pulse with a duration of
exactly one execution cycle is triggered on the corresponding binary output. This means that
no connected function block may have a cycle time that is higher than the execution cycle time
of the particular MULTICMDRCV instance.
SEMOD119976-5 v2
MULTICMDRCV
BLOCK ERROR
NEWDATA
OUTPUT1
OUTPUT2
OUTPUT3
OUTPUT4
OUTPUT5
OUTPUT6
OUTPUT7
OUTPUT8
OUTPUT9
OUTPUT10
OUTPUT11
OUTPUT12
OUTPUT13
OUTPUT14
OUTPUT15
OUTPUT16
VALID
IEC06000007-2-en.vsd
IEC06000007 V2 EN-US
MULTICMDSND
BLOCK ERROR
INPUT1
INPUT2
INPUT3
INPUT4
INPUT5
INPUT6
INPUT7
INPUT8
INPUT9
INPUT10
INPUT11
INPUT12
INPUT13
INPUT14
INPUT15
INPUT16
IEC06000008-2-en.vsd
IEC06000008 V2 EN-US
1221
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
PID-400-INPUTSIGNALS v9
PID-399-INPUTSIGNALS v9
PID-400-OUTPUTSIGNALS v9
1222
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
PID-399-OUTPUTSIGNALS v9
PID-400-SETTINGS v9
PID-399-SETTINGS v9
1223
Technical manual
Section 19 1MRK 505 344-UUS B
Station communication
There are 10 instances of the MULTICMDSND function block. The first two are fast (8 ms cycle
time) while the others are slow (100 ms cycle time). Each instance has 16 binary inputs, to which 16
independent signals can be connected. Connected signals are sent through MULTICMDSND to the
receiving equivalent, MULTICMDRCV, located on a different IED.
The MULTICMDRCV function block has 16 binary outputs, all controlled through the command
block of one or many MULTICMDSND function blocks. There are 60 instances of the
MULTICMDRCV where the first 12 are fast (8 ms), and the others are slow (100 ms). Additionally,
the MULTICMDRCV has a supervision function, which sets the output connector "VALID" to 0 (zero)
if its block does not receive any data within the time defined by tMaxCycleTime.
19.18.1.1 Signals
PID-3430-OUTPUTSIGNALS v5
19.18.1.2 Settings
PID-3430-SETTINGS v5
There can be 6 external log servers to send syslog events to. Each server can be configured with IP
address; IP port number and protocol format. The format can be either syslog (RFC 5424) or
Common Event Format (CEF) from ArcSight.
1224
Technical manual
1MRK 505 344-UUS B Section 19
Station communication
19.19.2 Settings
PID-6583-SETTINGS v4
1225
Technical manual
1226
1MRK 505 344-UUS B Section 20
Remote communication
20.1.1 Identification
M14849-1 v2
The remote end data communication is used either for the transmission of current values with a
maximum of 8 binary signals in the line differential protection IED, or for the transmission of only
binary signals (up to 192) in the other IEDs. The binary signals are freely configurable and can, thus,
be used for any purpose, for example, communication scheme related signals, transfer trip and/or
other binary signals between IEDs.
Communication between two IEDs requires that each IED is equipped with a Line Data
Communication Module (LCDM). The LDCMs then act as interfaces to a 64 kbit/s communication
channel for duplex communication between the IEDs.
The IED can be equipped with up to four short range, medium range or long range LDCMs.
1227
Technical manual
Section 20 1MRK 505 344-UUS B
Remote communication
SEMOD55084-4 v2
LDCMRecBinStat1
COMFAIL
YBIT
NOCARR
NOMESS
ADDRERR
LNGTHERR
CRCERROR
REMCOMF
LOWLEVEL
IEC07000043-2-en.vsd
IEC07000043 V2 EN-US
LDCMRecBinStat2
COMFAIL
YBIT
NOCARR
NOMESS
ADDRERR
LNGTHERR
CRCERROR
TRDELERR
SYNCERR
REMCOMF
REMGPSER
SUBSTITU
LOWLEVEL
IEC07000044-2-en.vsd
IEC07000044 V2 EN-US
LDCMRecBinStat3
COMFAIL
YBIT
NOCARR
NOMESS
ADDRERR
LNGTHERR
CRCERROR
TRDELERR
SYNCERR
REMCOMF
REMGPSER
SUBSTITU
LOWLEVEL
IEC05000451-2-en.vsd
IEC05000451 V2 EN-US
20.1.4 Signals
PID-3872-OUTPUTSIGNALS v4
1228
Technical manual
1MRK 505 344-UUS B Section 20
Remote communication
PID-4013-OUTPUTSIGNALS v4
PID-3874-OUTPUTSIGNALS v4
1229
Technical manual
Section 20 1MRK 505 344-UUS B
Remote communication
20.1.5 Settings
PID-3872-SETTINGS v5
1230
Technical manual
1MRK 505 344-UUS B Section 20
Remote communication
PID-4013-SETTINGS v5
1231
Technical manual
Section 20 1MRK 505 344-UUS B
Remote communication
PID-3874-SETTINGS v5
1232
Technical manual
1MRK 505 344-UUS B Section 20
Remote communication
PID-4013-MONITOREDDATA v4
1233
Technical manual
Section 20 1MRK 505 344-UUS B
Remote communication
PID-3874-MONITOREDDATA v4
The communication is made on standard ITU (CCITT) PCM digital 64 kbit/s channels. It is a two-
way communication where telegrams are sent every 5 ms (same in 50 Hz and 60 Hz), exchanging
information between two IEDs. The format used is C37.94 and one telegram consists of start and
stop flags, address, data to be transmitted, Cyclic Redundancy Check (CRC) and Yellow bit (which
is associated with C37.94).
Start Stop
Information CRC
flag flag
The address field is used for checking that the received message originates from the correct
equipment. There is always a risk that multiplexers occasionally mix the messages up. Each
terminal in the system is given a number. The terminal is then programmed to accept messages
from a specific terminal number. If the CRC function detects a faulty message, the message is
thrown away and not used in the evaluation.
When the communication is used for line differential purpose, the transmitted data consists of
three currents, clock information, trip-, block- and alarm-signals and eight binary signals which can
be used for any purpose. The three currents are represented as sampled values.
When the communication is used exclusively for binary signals, the full data capacity of the
communication channel is used for the binary signal purpose which gives the capacity of 192
signals.
1234
Technical manual
1MRK 505 344-UUS B Section 20
Remote communication
GUID-05808CF6-34D6-4C76-A7A2-A26E5A96EC44 v2
LDCMTRN
^CT1L1
^CT1L2
^CT1L3
^CT1N
^CT2L1
^CT2L2
^CT2L3
^CT2N
IEC10000017-1-en.vsd
IEC10000017 V1 EN-US
20.2.2 Signals
PID-3823-INPUTSIGNALS v5
1235
Technical manual
1236
1MRK 505 344-UUS B Section 21
Security
Section 21 Security
21.1.1 Identification
GUID-FBEF319B-94E6-41FB-BB9F-D870E0425128 v2
To safeguard the interests of our customers, both the IED and the tools that are accessing the IED
are protected, by means of authorization handling. The authorization handling of the IED and the
PCM600 is implemented at both access points to the IED:
The IED users can be created, deleted and edited with PCM600 IED user management tool.
1237
Technical manual
Section 21 1MRK 505 344-UUS B
Security
IEC12000202-2-en.vsd
IEC12000202 V2 EN-US
There are different levels (or types) of users that can access or operate different areas of the IED
and tools functionality. The pre-defined user types are given in Table 1014.
Ensure that the user logged on to the IED has the access required when writing
particular data to the IED from PCM600.
• R= Read
• W= Write
• - = No access rights
1238
Technical manual
1MRK 505 344-UUS B Section 21
Security
The IED users can be created, deleted and edited only with the IED User Management within
PCM600. The user can only LogOn or LogOff on the local HMI on the IED, there are no users,
groups or functions that can be defined on local HMI.
If the IED is Central Account Management enabled, users can only be created,
deleted or edited in the Central Account Management server. In that case, only the
user rights can be edited using the PCM600 tool. See Cyber Security Deployment
Guidelines manual.
1239
Technical manual
Section 21 1MRK 505 344-UUS B
Security
SEMOD176296-5 v8.1.1
At delivery the default user is the SuperUser. No Log on is required to operate the IED until a user
has been created with the IED User Management..
Once a user is created and downloaded to the IED, that user can perform a Log on, introducing the
password assigned in the tool.
If there is no user created, an attempt to log on will display a message box: “No user defined!”
If one user leaves the IED without logging off, then after the timeout (set in Main menu/
Configuration/HMI/Screen/Display Timeout) elapses, the IED returns to Guest state, when only
reading is possible. The display time out is set to 60 minutes at delivery.
If there are one or more users created with the IED User Management and downloaded into the
IED, then, when a user intentionally attempts a Log on or when the user attempts to perform an
operation that is password protected, the Log on window will appear.
The cursor is focused on the User identity field, so upon pressing the key, the user can change
the user name, by browsing the list of users, with the “up” and “down” arrows. After choosing the
right user name, the user must press the “E” key again. When it comes to password, upon pressing
the key, the following character will show up: “$”. After all the letters are introduced
(passwords are case sensitive) choose OK and press the key again.
If everything is alright at a voluntary Log on, the local HMI returns to the Authorization screen. If
the Log on is OK, when required to change for example a password protected setting, the local
HMI returns to the actual setting folder. If the Log on has failed, then the Log on window opens
again, until either the user makes it right or presses “Cancel”.
The users, their roles and rights are created, deleted and edited only in the Central Account
Management server (SDM600). However, the user rights can be edited in the IED by using the
PCM600 user tool.
One user can have one or several user roles. By default, the users in Table 1015 are created in the
IED, and when creating new users in the SDM600 server, the predefined roles from Table 1016 can
be used.
At delivery, the IED user has full access as SuperUser when using the LHMI and as
Administrator when using FTP or PCM600 until Central Account Management is
activated.
1240
Technical manual
1MRK 505 344-UUS B Section 21
Security
The PCM600 tool caches the login credentials after successful login for 15 minutes.
During that time no more login will be necessary.
The successfully activation of Central Account Management will disable built-in users or remove all
local created users from PCM600.
Management of user credentials and roles is handled on the central Account Management server
e.g. SDM600 The IED employs two strategies to ensure availability of the authentication system
even if there is a problem with the network or authentication server:
1241
Technical manual
Section 21 1MRK 505 344-UUS B
Security
• A substation can be equipped with two redundant authentication servers operating in a hot
standby mode.
• If configured by the security administrator, the IED itself maintains a local replica in the
database with selected users. This database is periodically updated with data from the server
and used as fallback if none of the servers are reachable.
Note that not all users in the SDM600 server are part of the replica. There might be users that are
not assigned to any replication group. IED only replicates those users which are part of replication
group configured in the IED.
This replication can be disabled using PCM600 by the security administrator, which means that
the IED will forward login requests to the SDM600 for authorization and in case of problems with
the network users will not be able to log in to the IED.
All communication between the central management and the IEDs is protected using secure
communication. Customers using SDM600 are required to generate and distribute certificates
during the engineering process of the substation. These certificates ensure mutual trust between
IED and for example SDM600, FTP, PCM600 and other system.
The IED users can be created, deleted and edited only in the CAM server.
Authority This function enables/disables the maintenance menu. It also controls the maintenance
management menu logon time out.
AUTHMAN
For more information on the functions Authority Management (AUTHMAN), Authority Status
(ATHSTAT), and Authority Check (ATHCHCK) functions, refer to chapter “Basic IED functions” in
the Technical Manual.
21.2.1 Identification
GUID-7925E6A3-301D-44A5-982F-167805EEA473 v1
1242
Technical manual
1MRK 505 344-UUS B Section 21
Security
This function enables/disables the maintenance menu. It also controls the maintenance menu log
on time out.
21.2.3 Settings
PID-4112-SETTINGS v2
21.3.1 Identification
GUID-C037D0B0-1AA0-4592-9293-92C7EDED3261 v1
The FTP Client defaults to the best possible security mode when trying to negotiate with TLS.
The automatic negotiation mode acts on configured port number 21 and server features, it tries to
negotiate with explicit TLS via AUTH TLS. If the specified port is any other, it tries to negotiate in a
similar way.
Using FTP without TLS encryption gives the FTP client reduced capabilities. This mode is only for
accessing disturbance recorder data from the IED.
1243
Technical manual
Section 21 1MRK 505 344-UUS B
Security
21.3.3 Settings
PID-4029-SETTINGS v2
21.4.1 Identification
GUID-79C63688-4D7D-4954-AC3C-B9484D084F6F v1
Authority status ATHSTAT function is an indication function block for user log-on activity.
User denied attempt to log-on and user successful log-on are reported.
ATHSTAT
USRBLKED
LOGGEDON
IEC06000503-2-en.vsd
IEC06000503 V2 EN-US
21.4.4 Signals
PID-3773-OUTPUTSIGNALS v4
1244
Technical manual
1MRK 505 344-UUS B Section 21
Security
GUID-87CF079A-64C8-46AE-B7E4-A0B2EEAC92E9 v1
The output signal USRBLKED is not valid if the IED is Centralized Account
Management enabled.
The function does not have any parameters available in Local HMI or in Protection and Control IED
Manager (PCM600)
Authority status (ATHSTAT) function informs about two events related to the IED and the user
authorization:
• the fact that at least one user has tried to log on wrongly into the IED and it was blocked (the
output USRBLKED)
• the fact that at least one user is logged on (the output LOGGEDON)
Whenever one of the two events occurs, the corresponding output (USRBLKED or LOGGEDON) is
activated. The output can for example, be connected on Event (EVENT) function block for LON/
SPA.The signals are also available on IEC 61850 station bus.
Self supervision with internal event list function listens and reacts to internal system events,
generated by the different built-in self-supervision elements. The internal events are saved in an
internal event list presented on the LHMI and in PCM600 event viewer tool.
INTERRSIG
FAIL
WARNING
TSYN CERR
RTCERR
STUPBLK
IEC09000787-2-en.vsdx
IEC09000787 V2 EN-US
1245
Technical manual
Section 21 1MRK 505 344-UUS B
Security
PID-4077-OUTPUTSIGNALS v5
The function does not have any parameters available in the local HMI or PCM600.
M11401-3 v11
The self-supervision operates continuously and includes:
The self-supervision function status can be monitored from the local HMI or from the Event Viewer
in PCM600.
Under the Diagnostics menu in the local HMI, the actual information from the self-supervision
function can be reviewed. The information can be found under Main menu/Diagnostics/Internal
events or Main menu/Diagnostics/IED status/General. The information from the self-supervision
function is also available in the Event Viewer in PCM600.
IEC15000414-1-en.vsdx
IEC15000414 V1 EN-US
1246
Technical manual
1MRK 505 344-UUS B Section 21
Security
GUID-B481701F-05B4-4B29-83D4-18F13886FEBE V1 EN-US
Some output signals are available from the INTERRSIG function block. The signals from this
function block are sent as events via IEC61850 to the station level of the control system. These
signals can also be connected to binary outputs for signalization via output relays or they can be
used as conditions for other functions if required/desired.
Individual error signals from I/O modules can be obtained from respective module in the Signal
Matrix tool. Error signals from time synchronization can be obtained from the INTERRSIG function
block via two outputs TSYNCERR and RTCERR .
Self supervision provides several status signals that give information about the internal status of
the IED. For this reason they are also called internal signals. These internal signals , available on
local HMI under Main menu/Diagnostics/IED status/General, can be divided into two groups.
• Standard signals are always presented in the IED, see table 1022.
• Hardware dependent internal signals are collected depending on the hardware configuration,
see table 1023.
1247
Technical manual
Section 21 1MRK 505 344-UUS B
Security
1248
Technical manual
1MRK 505 344-UUS B Section 21
Security
When settings are changed in the IED, the protection and control applications restart in order to
take effect of the changes. During restart, internal events get generated and Runtime App error
will be displayed. These events are only indications and will be for short duration during the
restart.
The analog signals to the A/D converter is internally distributed into two different converters, one
with low amplification and one with high amplification.
When the signal is within measurable limits on both channels, a direct comparison of the two A/D
converter channels can be performed. If the validation fails, the CPU will be informed and an alarm
will be given for A/D converter failure.
M11963-1 v5
1249
Technical manual
Section 21 1MRK 505 344-UUS B
Security
Change lock function CHNGLCK is used to block further changes to the IED configuration and
settings once the commissioning is complete. The purpose is to block inadvertent IED
configuration changes beyond a certain point in time.
CHNGLCK
LOCK* ACTIVE
OVERRIDE
IEC09000946.vsd
IEC09000946 V2 EN-US
PID-3786-INPUTSIGNALS v4
PID-3786-OUTPUTSIGNALS v4
The function, when activated, will still allow the following changes of the IED state that does not
involve reconfiguring of the IED:
1250
Technical manual
1MRK 505 344-UUS B Section 21
Security
• Monitoring
• Reading events
• Resetting events
• Reading disturbance data
• Clear disturbances
• Reset LEDs
• Reset counters and other runtime component states
• Control operations
• Set system time
• Enter and exit from test mode
• Change of active setting group
The binary input signal LOCK controlling the function is defined in ACT or SMT:
The Denial of service functions (DOSFRNT, DOSLANAB and DOSLANCD) are designed to limit
overload on the IED produced by heavy Ethernet network traffic. The communication facilities
must not be allowed to compromise the primary functionality of the device. All inbound network
traffic will be quota controlled so that too heavy network loads can be controlled. Heavy network
load might for instance be the result of malfunctioning equipment connected to the network.
DOSFRNT
LINKUP
WARNING
ALARM
IEC09000749-1-en.vsd
IEC09000749 V1 EN-US
DOSLANAB
LINKUP
WARNING
ALARM
IEC13000308-1-en.vsd
IEC13000308 V1 EN-US
1251
Technical manual
Section 21 1MRK 505 344-UUS B
Security
DOSLANCD
LINKUP
WARNING
ALARM
IEC13000309-1-en.vsd
IEC13000309 V1 EN-US
PID-5190-OUTPUTSIGNALS v4
PID-5189-OUTPUTSIGNALS v4
PID-5188-OUTPUTSIGNALS v4
The function does not have any parameters available in the local HMI or PCM600.
1252
Technical manual
1MRK 505 344-UUS B Section 21
Security
PID-5189-MONITOREDDATA v4
PID-5188-MONITOREDDATA v4
The Denial of service functions (DOSFRNT, DOSLANAB and DOSLANCD) measures the IED load
from communication and, if necessary, limit it for not jeopardizing the IEDs control and protection
functionality due to high CPU load. The function has the following outputs:
1253
Technical manual
1254
1MRK 505 344-UUS B Section 22
Basic IED functions
The time synchronization function is used to select a common source of absolute time for the
synchronization of the IED when it is a part of a protection system. This makes it possible to
compare events and disturbance data between all IEDs within a station automation system and in
between sub-stations.
Micro SCADA OPC server should not be used as a time synchronization source.
SEMOD55141-5 v5
There are two groups of parameter settings related to time:
• System time
• Synchronization
The System time group relates to setting the on/off and start/end of the Daylight Saving Time
(DST) for the local time zone in relation to Coordinated Universal Time (UTC). The Synchronization
group relates to selecting the coarse and fine synchronization sources. As well as defining the
synchronization master and accuracy levels specifically for IEC61850-9-2.
All the settings and parameters related to time are available via Local HMI under Main menu/
Configuration/Time/System time and via PCM600 under IED Configuration/Time.
1255
Technical manual
Section 22 1MRK 505 344-UUS B
Basic IED functions
PID-3966-SETTINGS v5
PID-6188-SETTINGS v4
1256
Technical manual
1MRK 505 344-UUS B Section 22
Basic IED functions
PID-1935-SETTINGS v18
PID-6212-SETTINGS v3
1257
Technical manual
Section 22 1MRK 505 344-UUS B
Basic IED functions
PID-3967-SETTINGS v4
1258
Technical manual
1MRK 505 344-UUS B Section 22
Basic IED functions
1259
Technical manual
Section 22 1MRK 505 344-UUS B
Basic IED functions
PID-3968-SETTINGS v4
1261
Technical manual
Section 22 1MRK 505 344-UUS B
Basic IED functions
1262
Technical manual
1MRK 505 344-UUS B Section 22
Basic IED functions
PID-4138-SETTINGS v4
PID-5187-SETTINGS v4
1264
Technical manual
1MRK 505 344-UUS B Section 22
Basic IED functions
External
Synchronization
sources Time tagging and general synchronisation
Off
Comm- Protection
LON Events
Time- unication and control
SPA Regulator functions
Min. pulse
(Setting,
GPS see
SW-time
technical
SNTP
reference
DNP manual) Connected when GPS-time is
IRIG-B used for differential protection
PPS
*IEC 61850-9-2
IEC08000287-2-en.vsd
IEC08000287 V2 EN-US
The echo mode of differential protection is based on the hardware clock. Thus, there is no need to
synchronize the hardware clock and the software clock.
1265
Technical manual
Section 22 1MRK 505 344-UUS B
Basic IED functions
The synchronization of the hardware clock to the software clock is necessary only when GPS or
IRIG B 00X with optical fiber, IEEE 1344 is used for differential protection. The two clock systems
are synchronized by a special clock synchronization unit with two modes, fast and slow. A special
feature, an automatic fast clock time regulator is used. The automatic fast mode makes the
synchronization time as short as possible during pickup or at interruptions/disturbances in the
GPS timing. The fast and slow settings are also available on the local HMI.
The hardware and software clocks are synchronized also if a GPS clock is used.
When the time difference is >16μs, the differential function is blocked and the time regulator for
the hardware clock automatically uses a fast mode to synchronize the clock systems. The time
adjustment is made with an exponential function, that is, with big time adjustment steps in the
beginning, and then smaller steps until a time deviation between the GPS time and the differential
time system of <16μs has been reached. The differential function is then enabled and the
synchronization remains in fast mode or switches to slow mode depending on the setting.
Synchronization from
a higher level
Function
Optional synchronization of
modules at a lower level
IEC09000342-1-en.vsd
IEC09000342 V1 EN-US
1266
Technical manual
1MRK 505 344-UUS B Section 22
Basic IED functions
The IED has a built-in real-time clock (RTC) with a resolution of one second. The clock has a built-in
calendar that handles leap years through 2038.
• If the synchronization message, which is similar to the other messages, has an offset
compared to the internal time in the IED, the message is used directly for synchronization,
which means, for adjusting the internal clock to obtain zero offset at the next coming time
message.
• If the synchronization message has a large offset compared to the other messages, a spike-
filter in the IED removes this time-message.
• If the synchronization message has a large offset and the following message also has a large
offset, the spike filter does not act and the offset in the synchronization message is
compared to a threshold that defaults to 500 milliseconds. If the offset is more than the
threshold, the clock jumps a whole number of seconds so the remaining offset is less than
500ms. The remaining offset is then slowly adjusted with 1000 ppm until the offset is
removed. With an adjustment of 1000ppm it takes 500 seconds to remove an offset of 500
milliseconds.
Synchronization messages configured as coarse are only used for initial setting of the time. After
this has been done, the messages are checked against the internal time and only an offset of more
than 10 seconds resets the time.
1267
Technical manual
Section 22 1MRK 505 344-UUS B
Basic IED functions
Four main alternatives of external synchronization sources are available. The synchronization
message is applied:
• via any of the communication ports of the IED as a telegram message including date and time
• as a minute pulse connected to a binary input
• via GPS
• via IRIG-B or PPS
SNTP provides complete time-information and can be used as both fine and coarse time synch
source. However SNTP shall normally be used as fine synch only. The only reason to use SNTP as
coarse synch is in combination with PPS as fine source. The combination SNTP as both fine and
coarse source shall not be used.
• Coarse message is sent every minute and comprises complete date and time, that is, year,
month, day, hours, minutes, seconds and milliseconds.
• Fine message is sent every second and comprises only seconds and milliseconds.
The minute pulse is connected to any channel on any Binary Input Module in the IED. The electrical
characteristic is thereby the same as for any other binary input.
1268
Technical manual
1MRK 505 344-UUS B Section 22
Basic IED functions
If the objective of synchronization is to achieve a relative time within the substation and if no
station master clock with minute pulse output is available, a simple minute pulse generator can be
designed and used for synchronization of the IEDs. The minute pulse generator can be created
using the logical elements and timers available in the IED.
The definition of a minute pulse is that it occurs one minute after the last pulse. As only the flanks
are detected, the flank of the minute pulse shall occur one minute after the last flank.
Pulse data:
Deviations in the period time (a) larger than 50 ms will cause TSYNCERR.
en05000251.vsd
IEC05000251 V1 EN-US
If contact bounce occurs, only the first pulse will be detected as a minute pulse. The next minute
pulse will be registered first 60 s - 50 ms after the last contact bounce.
If the minute pulses are perfect, for example, it is exactly 60 seconds between the pulses, contact
bounces might occur 49 ms after the actual minute pulse without effecting the system. If contact
bounce occurs more than 50 ms, for example, it is less than 59950 ms between the two most
adjacent positive (or negative) flanks, the minute pulse will not be accepted.
1269
Technical manual
Section 22 1MRK 505 344-UUS B
Basic IED functions
time will drift by maximum the error rate in the internal clock. If the minute pulse is returned, the
first pulse is automatically rejected. The second pulse will possibly be rejected due to the spike
filter. The third pulse will set the time if the time offset is more than 500 ms or adjust the time if
the time offset is small enough. If the time is set, the application will be brought to a safe state
before the time is set. If the time is adjusted, the time will reach its destination within one minute.
To receive IRIG-B there are two connectors in the IRIG-B module, one galvanic BNC connector and
one optical ST connector. IRIG-B 12x messages can be supplied via the galvanic interface, and IRIG-
B 00x messages can be supplied via either the galvanic interface or the optical interface, where x
(in 00x or 12x) means a number in the range of 0-7.
“00” means that a base band is used, and the information can be fed into the IRIG-B module via the
BNC contact or an optical fiber. “12” means that a 1 kHz modulation is used. In this case the
information must go into the module via the BNC connector.
If the x in 00x or 12x is 4, 5, 6 or 7, the time message from IRIG-B contains information of the year.
If the x is 0, 1, 2 or 3, the information contains only the time within the year, and year information
has to be set via PCM600 or local HMI.
The IRIG-B module also takes care of IEEE1344 messages that are sent by IRIG-B clocks, as IRIG-B
previously did not have any year information. IEEE1344 is compatible with IRIG-B and contains year
information and information of the time-zone.
When process bus communication (IEC 61850-9-2LE protocol) is used, it is essential that the
merging units are using the same time source as the IED. To achieve this, a satellite-controlled
clock shall provide time synchronization to the IED (either internal GPS or via IRIG-B 00x with
IEEE1344 support) and to the merging units (via for instance PPS). For the time synchronization of
the process bus communication, GPS Time Module (GTM) and/or IRIG-B module can be used. If the
IED contains a GTM, the merging unit can be synchronized from the PPS output of the GTM.
M12331-1 v7
1270
Technical manual
1MRK 505 344-UUS B Section 22
Basic IED functions
Use the six different groups of settings to optimize the IED operation for different power system
conditions. Creating and switching between fine-tuned setting sets, either from the local HMI or
configurable binary inputs, results in a highly adaptable IED that can be applied to a variety of
power system scenarios.
M12010-3 v3
ActiveGroup
ACTGRP1 GRP1
ACTGRP2 GRP2
ACTGRP3 GRP3
ACTGRP4 GRP4
ACTGRP5 GRP5
ACTGRP6 GRP6
GRP_CHGD
ANSI05000433-2-en.vsd
ANSI05000433 V2 EN-US
PID-6558-INPUTSIGNALS v4
PID-6558-OUTPUTSIGNALS v4
1271
Technical manual
Section 22 1MRK 505 344-UUS B
Basic IED functions
PID-3572-SETTINGS v4
M12008-8 v10
Parameter setting groups ActiveGroup function has six functional inputs, each corresponding to
one of the setting groups stored in the IED. Activation of any of these inputs changes the active
setting group. Eight functional output signals are available for configuration purposes, so that
information on the active setting group is always available.
A setting group is selected by using the local HMI, from a front connected personal computer,
remotely from the station control or station monitoring system or by activating the corresponding
input to the ActiveGroup function block.
Each input of the function block can be configured to connect to any of the binary inputs in the
IED. To do this PCM600 must be used.
The external control signals are used for activating a suitable setting group when adaptive
functionality is necessary. Input signals that should activate setting groups must be either
permanent or a pulse exceeding 400 ms.
More than one input may be activated at the same time. In such cases the lower order setting
group has priority. This means that if for example both group four and group two are set to be
activated, group two will be the one activated.
Every time a setting is changed, the output signal GRP_CHGD is sending a pulse. Activating or
deactivating test mode is made by changing a parameter, consequently this will also cause a pulse
on the GRP_CHGD output.
The parameter MaxNoSetGrp defines the maximum number of setting groups in use to switch
between.
The output REMSETEN indicates whether setting changes over IEC61850 are enabled or not. Per
default, this is not enabled, which results in REMSETEN being at a logical low level. If setting
changes via IEC61850 are enabled, then REMSETEN will be a logical high. The setting changes over
1272
Technical manual
1MRK 505 344-UUS B Section 22
Basic IED functions
IEC61850 is enabled with the setting EnableSettings in the IEC61850-8-1 configuration under Main
menu/Configuration/Communication/Station communication/IEC61850-8-1/IEC61850-8-1.
Please refer to documentation for IEC61850 for further details.
Switching can only be done within that number of groups. The number of setting groups selected
to be used will be filtered so only the setting groups used will be shown on the Parameter Setting
Tool.
ACTIVATE GROUP 6
ACTIVATE GROUP 5
ACTIVATE GROUP 4
ACTIVATE GROUP 3
ACTIVATE GROUP 2
+RL2 ACTIVATE GROUP 1
IOx-Bly1 ActiveGroup
Æ ACTGRP1 GRP1
IOx-Bly2
Æ ACTGRP2 GRP2
IOx-Bly3
Æ ACTGRP3 GRP3
IOx-Bly4
Æ ACTGRP4 GRP4
IOx-Bly5
Æ ACTGRP5 GRP5
IOx-Bly6 ACTGRP6
Æ GRP6
GRP_CHGD
ANSI05000119-2-en.vsd
ANSI05000119 V2 EN-US
When entering IED test mode there is an option to block all functions. Active test mode is
indicated by a flashing yellow Pickup LED on the LHMI. After that, it is possible to unblock
arbitrarily selected functions from the LHMI to perform required tests.
When leaving TESTMODE, all blockings are removed (except for functions that have their block
input active), and the IED resumes normal operation. However, if during TESTMODE operation,
power is removed and later restored, the IED will remain in TESTMODE with the same protection
functions blocked or unblocked as before the power was removed. All testing will be done with
actually set and configured values within the IED. No settings will be changed, thus mistakes are
avoided.
Forcing of binary input and output signals is only possible when the IED is in IED test mode.
1273
Technical manual
Section 22 1MRK 505 344-UUS B
Basic IED functions
TESTMODE
IED_TEST TEST
IED_TEST
BLOCK
NOEVENT
INPUT
SETTING
IEC61850
IEC14000072-1-en.vsd
IEC09000219 V2 EN-US
PID-3995-INPUTSIGNALS v2
PID-3995-OUTPUTSIGNALS v2
PID-6584-SETTINGS v4
1274
Technical manual
1MRK 505 344-UUS B Section 22
Basic IED functions
M12015-4 v10
Set the IED in test mode by
While the IED is in test mode, the output ACTIVE of the function block TESTMODE is activated. The
other outputs of the function block TESTMODE shows the cause of the "Test mode: Enabled" state
— input from configuration (OUTPUT signal is activated) or setting from local HMI (SETTING signal
is activated).
While the IED is in test mode, the yellow Pickup LED will flash and all functions can be blocked
depending on the configuration of the testmode component. Any function can be unblocked
individually regarding functionality and event signalling.
M11828-3 v7
The functions will be blocked next time if the testmode component is configured to block
components upon puting the IED into testmode.
The blocking of a function concerns all output signals from the actual function, so no outputs will
be activated.
If the IED is restarted while set to IED testmode by a binary input all functions will
be temporarily unblocked during startup, which might cause unwanted operations.
The TESTMODE function block might be used to automatically block functions when a test handle
is inserted in a test switch. A contact in the test switch (RTXP24 contact 29-30) or an FT switch
finger can supply a binary input which in turn is configured to the TESTMODE function block.
Each of the functions includes the blocking from the TESTMODE function block.
The functions can also be blocked from sending events over IEC 61850 station bus to prevent
filling station and SCADA databases with test events, for example during a commissioning or
maintenance test.
IED identifiers (TERMINALID) function allows the user to identify the individual IED in the system,
not only in the substation, but in a whole region or a country.
Use only characters A-Z, a-z and 0-9 in station, object and unit names.
1275
Technical manual
Section 22 1MRK 505 344-UUS B
Basic IED functions
PID-4034-SETTINGS v4
The Product identifiers function contains constant data (i.e. not possible to change) that uniquely
identifies the IED:
• ProductVer
• ProductDef
• FirmwareVer
• SerialNo
• OrderingNo
• ProductionDate
• IEDProdType
The settings are visible on the local HMI , under Main menu/Diagnostics/IED status/Product
identifiersand underMain menu/Diagnostics/IED Status/IED identifiers
This information is very helpful when interacting with ABB product support (e.g. during repair and
maintenance).
The function does not have any parameters available in the local HMI or PCM600.
1276
Technical manual
1MRK 505 344-UUS B Section 22
Basic IED functions
The factory defined settings are very useful for identifying a specific version and very helpful in the
case of maintenance, repair, interchanging IEDs between different Substation Automation
Systems and upgrading. The factory made settings can not be changed by the customer. They can
only be viewed. The settings are found in the local HMI under Main menu/Diagnostics/IED status/
Product identifiers
• IEDProdType
• Describes the type of the IED. Example: REL670
• ProductDef
• Describes the release number from the production. Example: 2.1.0
• FirmwareVer
• Describes the firmware version.
• The firmware version can be checked from Main menu/Diagnostics/IED status/Product
identifiers
• Firmware version numbers run independently from the release production numbers. For
every release number there can be one or more firmware versions depending on the
small issues corrected in between releases.
• ProductVer
• Describes the product version. Example: 2.1.0
1 is the Major version of the manufactured product this means, new platform of the product
2 is the Minor version of the manufactured product this means, new functions or new hardware
added to the product
3 is the Major revision of the manufactured product this means, functions or hardware is either
changed or enhanced in the product
• IEDMainFunType
• Main function type code according to IEC 60870-5-103. Example: 128 (meaning line
protection).
• SerialNo
• OrderingNo
• ProductionDate
The Signal matrix for binary inputs (SMBI) function is used within the Application Configuration
Tool (ACT) in direct relation with the Signal Matrix Tool (SMT), see the application manual to get
information about how binary inputs are brought in for one IED configuration.
1277
Technical manual
Section 22 1MRK 505 344-UUS B
Basic IED functions
SMBI
^VIN1 ^BI1
^VIN2 ^BI2
^VIN3 ^BI3
^VIN4 ^BI4
^VIN5 ^BI5
^VIN6 ^BI6
^VIN7 ^BI7
^VIN8 ^BI8
^VIN9 ^BI9
^VIN10 ^BI10
IEC05000434-2-en.vsd
IEC05000434 V2 EN-US
PID-3940-INPUTSIGNALS v4
PID-3940-OUTPUTSIGNALS v4
1278
Technical manual
1MRK 505 344-UUS B Section 22
Basic IED functions
The Signal matrix for binary inputs (SMBI) function , see figure 669, receives its inputs from the
real (hardware) binary inputs via the Signal Matrix Tool (SMT), and makes them available to the
rest of the configuration via its outputs, BI1 to BI10. The inputs and outputs, as well as the whole
block, can be given a user defined name. These names will be represented in SMT as information
which signals shall be connected between physical IO and SMBI function. The input/output user
defined name will also appear on the respective output/input signal.
The Signal matrix for binary outputs (SMBO) function is used within the Application Configuration
Tool (ACT) in direct relation with the Signal Matrix Tool (SMT), see the application manual to get
information about how binary inputs are sent from one IED configuration.
SMBO
BO1 ^BO1
BO2 ^BO2
BO3 ^BO3
BO4 ^BO4
BO5 ^BO5
BO6 ^BO6
BO7 ^BO7
BO8 ^BO8
BO9 ^BO9
BO10 ^BO10
IEC05000439-2-en.vsd
IEC05000439 V2 EN-US
PID-3831-INPUTSIGNALS v4
1279
Technical manual
Section 22 1MRK 505 344-UUS B
Basic IED functions
The Signal matrix for binary outputs (SMBO) function , see figure 670, receives logical signal from
the IED configuration, which is transferring to the real (hardware) outputs, via the Signal Matrix
Tool (SMT). The inputs in SMBO are BO1 to BO10 and they, as well as the whole function block, can
be tag-named. The name tags will appear in SMT as information which signals shall be connected
between physical IO and the SMBO.
The Signal matrix for mA inputs (SMMI) function is used within the Application Configuration Tool
(ACT) in direct relation with the Signal Matrix Tool (SMT). See the Application Manual for
information about how milliamp (mA) inputs from external transducers are physically connected
to the MIM board inputs used in an IED. Via the SMMI, the signals are brought into the IED
configuration, for example, to the input for ambient temperature compensation of the thermal
overload function when there is a need for ambient temperature compensation in the thermal
function.
SMMI
^AI1 ^AI1
^AI2 ^AI2
^AI3 ^AI3
^AI4 ^AI4
^AI5 ^AI5
^AI6 ^AI6
IEC05000440.vsd
IEC05000440 V3 EN-US
1280
Technical manual
1MRK 505 344-UUS B Section 22
Basic IED functions
PID-3832-INPUTSIGNALS v4
PID-3832-OUTPUTSIGNALS v4
The Signal matrix for mA inputs (SMMI) function, see figure 671, receives its inputs from the real
(hardware) mA inputs (the MIM boards) via the Signal Matrix Tool (SMT), and makes them available
to the rest of the configuration via its analog outputs, named AI1 to AI6. The inputs, outputs, as
well as the whole block, can be given user-defined names which will be represented in SMT and
ACT.
The outputs on SMMI can also be connected to the IEC61850 generic communication I/O functions
(MVGAPC) for further use of the mA signals elsewhere in a substation system.
Signal matrix for analog inputs (SMAI), also known as the preprocessor function block, analyses
the connected four analog signals (three phases and neutral) and calculates all relevant
information from them like the phasor magnitude, phase angle, frequency, true RMS value,
harmonics, sequence components and so on. This information is then used by the respective
functions connected to this SMAI block in ACT (for example protection, measurement or
monitoring functions).
1281
Technical manual
Section 22 1MRK 505 344-UUS B
Basic IED functions
SEMOD54868-4 v10
SMAI1
BLOCK SPFCOUT
DFTSPFC G1AI3P
REVROT G1AI1
^GRP1_A G1AI2
^GRP1_B G1AI3
^GRP1_C G1AI4
^GRP1_N G1N
ANSI14000027-1-en.vsd
ANSI14000027 V1 EN-US
The task time defines the execution repetition rate, and is 1, 3 or 8 ms respectively for the three
task time groups.
SEMOD54997-4 v9
SMAI2
BLOCK G2AI3P
REVROT G2AI1
^GRP2_A G2AI2
^GRP2_B G2AI3
^GRP2_C G2AI4
^GRP2_N G2N
ANSI14000028-1-en.vsd
ANSI14000028 V1 EN-US
The task time defines the execution repetition rate, and is 3, 8 or 1 ms respectively for the three
task time groups.
PID-3405-INPUTSIGNALS v5
1282
Technical manual
1MRK 505 344-UUS B Section 22
Basic IED functions
PID-3405-OUTPUTSIGNALS v4
PID-3406-INPUTSIGNALS v5
PID-3406-OUTPUTSIGNALS v4
1283
Technical manual
Section 22 1MRK 505 344-UUS B
Basic IED functions
SEMOD130357-4 v3
PID-3405-SETTINGS v4
1284
Technical manual
1MRK 505 344-UUS B Section 22
Basic IED functions
PID-3406-SETTINGS v4
Every Signal matrix for analog inputs function (SMAI) can receive four analog signals (three phases
and one neutral or residual value), either voltage or current, see figure 672 and figure 673. SMAI
outputs give information about every aspect of the 3ph analog signals acquired (phase angle, RMS
value, frequency and frequency derivates etc. – 244 values in total). The BLOCK input will force all
outputs to value zero if BLOCK is TRUE (1). However, when the disturbance recorder is connected
to the single-phase outputs of SMAI, the sample data to the disturbance recorder will not be
blocked. The disturbance recorder bypasses SMAI to the sample data channels.
System phase rotation and frequency are defined using the PhaseRotation and Frequency settings
in the primary system values PRIMVAL function. Logic 1 in the REVROT input to the SMAI function
means that the phase rotation is changed relative to the set PhaseRotation in PRIMVAL.
The output signal AI1 to AI4 are direct output of the, in SMT, connected input to GRPx_A, GRPxB,
GRPxC and GRPx_N, x=1-12. AIN is always calculated residual sum from the first three inputs. A3P is
grouped, three-phase information containing all relevant information about four connected
inputs. Note that all other functions, with a few exceptions, use this output in configuration. Note
1285
Technical manual
Section 22 1MRK 505 344-UUS B
Basic IED functions
that the SMAI function will always calculate the residual sum of current/voltage if the input GRPxN
is not connected in SMT. Applications with a few exceptions shall always be connected to AI3P.
The SMAI function includes a functionality based on the level of positive sequence voltage,
MinValFreqMeas, to validate if the frequency measurement is valid or not. If the positive sequence
voltage is lower than MinValFreqMeas, the function freezes the frequency output value for 500 ms
and after that the frequency output is set to the nominal value. A signal is available for the SMAI
function to prevent operation due to non-valid frequency values. MinValFreqMeas is set as % of
VBase/√3
If SMAI setting ConnectionType is Ph-Ph, at least two of the inputs GRPx_A, GRPx_B and GRPx_C,
where 1≤x≤12, must be connected in order to calculate the positive sequence voltage. Note that
phase to phase inputs shall always be connected as follows: A-B to GRPxA, B-C to GRPxB, C-A to
GRPxC. If SMAI setting ConnectionType is Ph-N, all three inputs GRPx_A, GRPx_B and GRPx_C must
be connected in order to calculate the positive sequence voltage.
If only one phase-phase voltage is available and SMAI setting ConnectionType is Ph-Ph, the user is
advised to connect two (not three) of the inputs GRPx_A, GRPx_B and GRPx_C to the same voltage
input as shown in figure 674 to make SMAI calculate a positive sequence voltage.
SMAI1
BLOCK SPFCOUT SAPTOF
DFTSPFC G1AI3P V3P* TRIP SAPTOF(1)_TRIP
VAB BLOCK PICK UP
REVROT G1AI1
PHASEA G1AI2 BLKTRIP BLKDMAGN
^GRP1_A G1AI4 FREQ
TRM_40.CH7(U) PHASEB
G1N
^GRP1_B
PHASEC
^GRP1_C
NEUTRAL
^GRP1_N
ANSI10000060-1-en.vsdx
ANSI10000060 V1 EN-US
The above described scenario does not work if SMAI setting ConnectionType is Ph-
N. If only one phase-ground voltage is available, the same type of connection can
be used but the SMAI ConnectionType setting must still be Ph-Ph and this has to be
accounted for when setting MinValFreqMeas. If SMAI setting ConnectionType is Ph-
N and the same voltage is connected to all three SMAI inputs, the positive
sequence voltage will be zero and the frequency functions will not work properly.
The outputs from the above configured SMAI block shall only be used for
Overfrequency protection (SAPTOF, 81), Underfrequency protection (SAPTUF, 81)
and Rate-of-change frequency protection (SAPFRC, 81) due to that all other
information except frequency and positive sequence voltage might be wrongly
calculated.
1286
Technical manual
1MRK 505 344-UUS B Section 22
Basic IED functions
Summation block 3 phase function 3PHSUM is used to get the sum of two sets of three-phase
analog signals (of the same type) for those IED functions that might need it.
3PHSUM
BLOCK SPFCOUT
BLKGR1 AI3P
BLKGR2 AI1
REVROT AI2
^G1AI3P* AI3
^G2AI3P* AI4
IEC05000441-4-en.vsdx
IEC05000441 V4 EN-US
PID-6428-INPUTSIGNALS v3
PID-6428-OUTPUTSIGNALS v4
1287
Technical manual
Section 22 1MRK 505 344-UUS B
Basic IED functions
SEMOD130361-4 v2
PID-6428-SETTINGS v3
Summation block 3 phase 3PHSUM receives the three-phase signals from Signal matrix for analog
inputs function (SMAI). The BLOCK input will reset all the outputs of the function to 0.
22.11.1 Identification
GUID-0D5405BE-E669-44C8-A208-3A4C86D39115 v3
1288
Technical manual
1MRK 505 344-UUS B Section 22
Basic IED functions
Global base values function (GBASVAL) is used to provide global values, common for all applicable
functions within the IED. One set of global values consists of values for current, voltage and
apparent power and it is possible to have twelve different sets.
This is an advantage since all applicable functions in the IED use a single source of base values.
This facilitates consistency throughout the IED and also facilitates a single point for updating
values when necessary.
Each applicable function in the IED has a parameter, GlobalBaseSel, defining one out of the twelve
sets of GBASVAL functions.
PID-4026-SETTINGS v5
22.12.1 Identification
GUID-B8B3535D-227B-4151-9E98-BEB85F4D54DE v1
The rated system frequency and phase rotation direction are set under Main menu/
Configuration/ Power system/ Primary Values in the local HMI and PCM600 parameter setting
tree.
22.12.3 Settings
PID-1626-SETTINGS v17
1289
Technical manual
1290
1MRK 505 344-UUS B Section 23
IED hardware
ANSI04000458-2-en.psd
ANSI04000458 V2 EN-US
1291
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
ANSI05000762-2-en.psd
ANSI05000762 V2 EN-US
ANSI04000460 -2-en.psd
ANSI04000460 V2 EN-US
1292
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
M16105-3 v7
1MRK002801-AC-2-670-1.2-PG V.3 EN
1MRK002801-AC-2-670-1.2-PG V3 EN-US
1293
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
SEMOD111882-4 v6
1MRK002801-AC-3-670-1.2-PG V.3 EN
1MRK002801-AC-3-670-1.2-PG V3 EN-US
1294
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
SEMOD111884-4 v5
1MRK002801-AC-4-670-1.2-PG V.3 EN
1MRK002801-AC-4-670-1.2-PG V3 EN-US
1295
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
M16106-3 v7
Table 1071: Designations for 1/1 x 19” casing with 1 TRM slot
1MRK002801-AC-5-670-1.2-PG V.3 EN
1MRK002801-AC-5-670-1.2-PG V3 EN-US
1296
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
M16108-3 v10
1MRK002801-AC-6-670-1.2-PG V.3 EN
1MRK002801-AC-6-670-1.2-PG V3 EN-US
Numerical module (NUM) Module for overall application control. All information is
processed or passed through this module, such as configuration,
settings and communication.
Local Human machine interface (LHMI) The module consists of LED:s, an LCD, a push button keyboard
and an ethernet connector used to connect a PC to the IED.
Transformer input module (TRM) Transformer module that galvanically separates the internal
circuits from the VT and CT circuits. It has 12 analog inputs.
Analog digital conversion module (ADM) Slot mounted PCB with A/D conversion.
1297
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
The Numeric processing module (NUM), is a CPU-module that handles all protection functions and
logic.
For communication with high speed modules, e.g. analog input modules and high speed serial
interfaces, the NUM is equipped with a Compact PCI bus. The NUM is the compact PCI system card
i.e. it controls bus mastering, clock distribution and receives interrupts.
The NUM, Numeric processing module is a high performance, compact-PCI CPU module. It is 6U
high and occupies one slot. Contact with the backplane is via two compact PCI connectors and an
euro connector.
The NUM has one PMC slot (32-bit IEEE P1386.1 compliant) and two PC-MIP slots onto which
mezzanine cards such as SLM or LDCM can be mounted.
To reduce bus loading of the compact PCI bus in the backplane the NUM has one internal PCI bus
for internal resources and the PMC/PC-MIP slots and external PCI accesses through the backplane
are buffered in a PCI/PCI bridge.
The application code and configuration data are stored in flash memory using a flash file system.
The NUM is equipped with a real time clock. It uses a capacitor for power backup of the real time
clock.
1298
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
No forced cooling is used on this standard module because of the low power dissipation.
Compact
Flash Logic
PMC
connector
PC-MIP
connector
UBM
Memory Ethernet
North
bridge
Backplane
PCI-PCI-
connector
bridge
CPU
en04000473.vsd
IEC04000473 V1 EN-US
The power supply module is used to provide the correct internal voltages and full isolation
between the IED and the battery system. An internal fail alarm output is available.
1299
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
M6377-3 v2
There are two types of the power supply module. They are designed for different DC input voltage
ranges see table 1075. The power supply module contains a built-in, self-regulated DC/DC
converter that provides full isolation between the terminal and the external battery system.
The DC input is protected against inverse polarity within the rated DC voltage range.
IEC08000476 V2 EN-US
M12286-1 v4
The transformer input module is used to galvanically separate and adapt the secondary currents
and voltages generated by the measuring transformers. The module has twelve inputs in different
combinations of currents and voltage inputs.
1300
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
The transformer module has 12 input transformers. There are several versions of the module, each
with a different combination of voltage and current input transformers.
Basic versions:
TRM variants are available depending on the product. The rated values and channel type,
measurement or protection, of the current inputs are selected at order.
Transformer input module for measuring should not be used with current
transformers intended for protection purposes, due to limitations in overload
characteristics.
For configuration of the input and output signals, refer to section "Signal matrix for analog inputs
SMAI".
1301
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
ANSI08000479 V1 EN-US
M16988-1 v11
Table 1076:TRM - Energizing quantities, rated values and limits for protection transformer
Description Value
Frequency
Rated frequency fr 50/60 Hz
Current inputs
Rated current Ir 1 or 5 A
1302
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
Description Value
Voltage inputs **)
Rated voltage Ur 110 or 220 V
Table 1077:TRM - Energizing quantities, rated values and limits for measuring transformer
Description Value
Frequency
Rated frequency fr 50/60 Hz
Current inputs
Rated current Ir 1A 5A
Voltage inputs *)
Rated voltage Ur 110 or 220 V
1303
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
The Analog/Digital module has twelve analog inputs, 2 PC-MIP slots and 1 PMC slot. The PC-MIP
slot is used for PC-MIP cards and the PMC slot for PMC cards according to table 1078. The OEM
card should always be mounted on the ADM board.
The Analog digital conversion module input signals are voltage and current from the transformer
module. Shunts are used to adapt the current signals to the electronic voltage level. To gain
dynamic range for the current inputs, two shunts with separate A\D channels are used for each
input current. In this way a 20 bit dynamic range is obtained with a 16 bit A\D converter.
Input signals are sampled with a sampling freqency of 5 kHz at 50 Hz system frequency and 6 kHz
at 60 Hz system frequency.
The A\D converted signals goes through a filter with a cut off frequency of 500 Hz and are
reported to the numerical module (NUM) with 1 kHz at 50 Hz system frequency and 1,2 kHz at 60
Hz system frequency.
1304
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
Channel 1
AD1 Channel 2
Channel 3
Channel 4
AD2
Channel 5
1.2v Channel 6
AD3 Channel 7
Channel 8
Channel 9
AD4 Channel 10
Channel 11
Channel 12
PMC
level shift
PC-MIP
2.5v
PCI to PCI
PC-MIP
en05000474.vsd
IEC05000474 V1 EN-US
1305
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
The binary input module has 16 optically isolated inputs and is available in two versions, one
standard and one with enhanced pulse counting capabilities on the inputs to be used with the
pulse counter function. The binary inputs are freely programmable and can be used for the input
of logical signals to any of the functions. They can also be included in the disturbance recording
and event-recording functions. This enables extensive monitoring and evaluation of operation of
the IED and for all associated electrical circuits.
The Binary input module contains 16 optical isolated binary inputs. The voltage level of the binary
input is selected at order.
For configuration of the input signals, refer to section "Signal matrix for binary inputs SMBI".
A signal discriminator detects and blocks oscillating signals. When blocked, a hysteresis function
may be set to release the input at a chosen frequency, making it possible to use the input for pulse
counting. The blocking frequency may also be set.
Well defined input high and input low voltages ensure normal operation at battery supply ground
faults, see figure 683 The figure shows the typical operating characteristics of the binary inputs of
the four voltage levels.
The standard version of binary inputs gives an improved capability to withstand disturbances and
should generally be used when pulse counting is not required. Inputs are debounced by software.
I/O events are time stamped locally on each module for minimum time deviance and stored by the
event recorder if present.
1306
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
[V]
300
176
144
88
72
38
32
19
17
xx99000517-2_ansi.vsd
ANSI99000517 V2 EN-US
Operation
Operation uncertain
No operation
IEC99000517-ABC V1 EN-US
This binary input module communicates with the Numerical module (NUM).
The design of all binary inputs enables the burn off of the oxide of the relay contact connected to
the input, despite the low, steady-state power consumption, which is shown in figure 684 and 685.
1307
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
[mA]
50
55 [ms]
en07000104-3.vsd
IEC07000104 V3 EN-US
Figure 684: Approximate binary input inrush current for the standard version of BIM.
[mA]
50
5.5 [ms]
en07000105-1.vsd
IEC07000105 V2 EN-US
Figure 685: Approximate binary input inrush current for the BIM version with enhanced pulse
counting capabilities.
1308
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
IEC99000503 V3 EN-US
23.2.7.3 Signals
PID-3473-OUTPUTSIGNALS v2
1309
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
23.2.7.4 Settings
PID-3473-SETTINGS v2
1310
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
M12576-1 v8.1.1
The stated operate time for functions include the operating time for the binary
inputs and outputs.
M50609-2 v9
Table 1083:BIM - Binary input module with enhanced pulse counting capabilities
Quantity Rated value Nominal range
Binary inputs 16 -
DC voltage, RL 24/30 V RL ±20%
48/60 V RL ±20%
125 V RL ±20%
220/250 V RL ±20%
Power consumption
24/30 V max. 0.05 W/input -
48/60 V max. 0.1 W/input
125 V max. 0.2 W/input
220/250 V max. 0.4 W/input
Counter input frequency 10 pulses/s max -
Balanced counter input frequency 40 pulses/s max -
Oscillating signal discriminator Blocking settable 1–40 Hz
Release settable 1–30 Hz
Table continues on next page
1311
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
The stated operate time for functions include the operating time for the binary
inputs and outputs.
The binary output module has 24 independent output relays and is used for trip output or any
signaling purpose.
The binary output module (BOM) has 24 software supervised output relays. Each pair of relays
have a common power source input to the contacts, see figure 687. This should be considered
when connecting the wiring to the connection terminal on the back of the IED.
The high closing and carrying current capability allows connection directly to breaker trip and
closing coils. If breaking capability is required to manage fail of the breaker auxiliary contacts
normally breaking the trip coil current, a parallel reinforcement is required.
For configuration of the output signals, refer to section "Signal matrix for binary outputs SMBO".
1312
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
Output module
ANSI_xx00000299.vsd
ANSI00000299 V1 EN-US
IEC99000505 V4 EN-US
1313
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
23.2.8.3 Signals
PID-3439-INPUTSIGNALS v2
PID-3439-OUTPUTSIGNALS v1
1314
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
23.2.8.4 Settings
PID-3439-SETTINGS v2
1315
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
1316
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
1317
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
M12441-1 v10
Table BOM - Binary output module contact data (reference standard: IEC 61810-2)
1088:
Function or quantity Trip and Signal relays
Binary outputs 24
Max system voltage 250 V AC, DC
Min load voltage 24VDC
Table continues on next page
1318
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
The stated operate time for functions include the operating time for the binary
inputs and outputs.
The static binary output module has six fast static outputs and six change over output relays for
use in applications with high speed requirements.
The Static output module (SOM) have 6 normally open (NO) static outputs and 6
electromechanical relay outputs with change over contacts.
• An MCU
• A CAN-driver
• 6 static relays outputs
1319
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
IEC09000974-1-en.vsd
IEC09000974 V1 EN-US
1MRK002802-AB-13-670-1.2-PG-ANSI V1 EN-US
23.2.9.3 Signals
PID-3939-INPUTSIGNALS v4
1320
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
PID-3939-OUTPUTSIGNALS v3
23.2.9.4 Settings
PID-3939-SETTINGS v4
1321
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
1322
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
SEMOD175395-2 v9
Table 1093:SOM - Static Output Module (reference standard: IEC 61810-2): Static binary outputs
Function of quantity Static binary output trip
Rated voltage 48-60 VDC 110-250 VDC
Number of outputs 6 6
Impedance open state ~300 kΩ ~810 kΩ
Test voltage across open contact, 1 No galvanic separation No galvanic separation
min
Current carrying capacity:
Continuous 5A 5A
1.0 s 10 A 10 A
Making capacity at capacitive load with
the maximum capacitance of 0.2 μF :
0.2 s 30 A 30 A
1.0 s 10 A 10 A
Breaking capacity for DC with L/R ≤ 40 48 V/1 A 110 V/0.4 A
ms
60 V/0.75 A 125 V/0.35 A
Table continues on next page
1323
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
Table SOM - Static Output module data (reference standard: IEC 61810-2): Electromechanical relay outputs
1094:
Function of quantity Trip and signal relays
Max system voltage 250 V AC/DC
Min load voltage 24VDC
Number of outputs 6
Test voltage across open contact, 1 min 1000 V rms
Current carrying capacity:
Continuous 8A
1.0 s 10 A
Max operations with load 1000
Max operations with no load 10000
Making capacity at capacitive load with the maximum
capacitance of 0.2 μF:
0.2 s 30 A
1.0 s 10 A
Breaking capacity for DC with L/R ≤ 40 ms 48 V/1 A
110 V/0.4 A
125 V/0.35 A
220 V/0.2 A
250 V/0.15 A
Operating time < 6 ms
The stated operate time for functions include the operating time for the binary
inputs and outputs.
1324
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
The binary input/output module is used when only a few input and output channels are needed.
The ten standard output channels are used for trip output or any signaling purpose. The two high
speed signal output channels are used for applications where short operating time is essential.
Eight optically isolated binary inputs cater for required binary input information.
M1718-3 v3
The binary input/output module is available in two basic versions, one with unprotected contacts
and one with MOV (Metal Oxide Varistor) protected contacts.
Inputs are designed to allow oxide burn-off from connected contacts, and increase the
disturbance immunity during normal protection trip times. This is achieved with a high peak
inrush current while having a low steady-state current, see figure 684. Inputs are debounced by
software.
Well defined input high and input low voltages ensures normal operation at battery supply ground
faults, see figure 683.
I/O events are time stamped locally on each module for minimum time deviance and stored by the
event recorder if present.
M1898-3 v3
The binary I/O module, IOM, has eight optically isolated inputs and ten output relays. One of the
outputs has a change-over contact. The nine remaining output contacts are connected in two
groups. One group has five contacts with a common and the other group has four contacts with a
common, to be used as single-output channels, see figure 691.
The binary I/O module also has two high speed output channels where a reed relay is connected in
parallel to the standard output relay.
For configuration of the input and output signals, refer to sections "Signal matrix for binary inputs
SMBI" and "Signal matrix for binary outputs SMBO".
1325
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
IEC1MRK002801-AA11-UTAN-RAM V2 EN-US
IEC1MRK002802-AA-13 V1 EN-US
Figure 691: Binary in/out module (IOM), input contacts named XA corresponds to rear
position X31, X41, and so on, and output contacts named XB to rear position X32,
X42, and so on
SEMOD175370-4 v1
The binary input/output module version with MOV protected contacts can for example be used in
applications where breaking high inductive load would cause excessive wear of the contacts.
The test voltage across open contact is lower for this version of the binary input/
output module.
1326
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
xx04000069.vsd
IEC04000069 V1 EN-US
23.2.10.3 Signals
PID-4050-OUTPUTSIGNALS v2
PID-4049-INPUTSIGNALS v2
1327
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
23.2.10.4 Settings
PID-4050-SETTINGS v2
PID-4049-MONITOREDDATA v2
1328
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
1329
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
M12573-1 v8.1.1
1330
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
The stated operate time for functions include the operating time for the binary
inputs and outputs.
M12318-1 v10
Table 1101: IOM - Binary input/output module contact data (reference standard: IEC 61810-2)
Function or quantity Trip and signal relays Fast signal relays (parallel
reed relay)
Binary outputs 10 2
Max system voltage 250 V AC, DC 250 V DC
Min load voltage 24VDC —
Test voltage across open contact, 1 min 1000 V rms 800 V DC
Current carrying capacity
Per relay, continuous 8A 8A
Per relay, 1 s 10 A 10 A
Per process connector pin, continuous 12 A 12 A
Making capacity at inductive load with L/R > 10 ms
0.2 s
1.0 s 30 A 0.4 A
10 A 0.4 A
Making capacity at resistive load
220–250 V/0.4 A
0.2 s 30 A 110–125 V/0.4 A
1.0 s 10 A 48–60 V/0.2 A
24–30 V/0.1 A
Breaking capacity for AC, cos φ > 0.4 250 V/8.0 A 250 V/8.0 A
Breaking capacity for DC with L/R < 40 ms 48 V/1 A 48 V/1 A
110 V/0.4 A 110 V/0.4 A
125 V/0.35 A 125 V/0.35 A
220 V/0.2 A 220 V/0.2 A
250 V/0.15 A 250 V/0.15 A
Maximum capacitive load - 10 nF
Max operations with load 1000
Max operations with no load 10000
Operating time < 6 ms <= 1 ms
The stated operate time for functions include the operating time for the binary
inputs and outputs.
1331
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
M12584-1 v10
Table 1102: IOM with MOV and IOM 220/250 V, 110mA - contact data (reference standard: IEC 61810-2)
Function or quantity Trip and Signal relays Fast signal relays (parallel reed relay)
Binary outputs IOM: 10 IOM: 2
Max system voltage 250 V AC, DC 250 V DC
Min load voltage 24VDC -
Test voltage across open 250 V rms 250 V rms
contact, 1 min
Current carrying capacity
Per relay, continuous 8A 8A
Per relay, 1 s 10 A 10 A
Per process connector pin, 12 A 12 A
continuous
Making capacity at inductive
loadwith L/R > 10 ms
0.2 s 30 A 0.4 A
1.0 s 10 A 0.4 A
Making capacity at resistive
load 220–250 V/0.4 A
30 A 110–125 V/0.4 A
0.2 s 10 A 48–60 V/0.2 A
1.0 s 24–30 V/0.1 A
Breaking capacity for AC, cos 250 V/8.0 A 250 V/8.0 A
j > 0.4
Breaking capacity for DC with 48 V/1 A 48 V/1 A
L/R < 40 ms 110 V/0.4 A 110 V/0.4 A
220 V/0.2 A 220 V/0.2 A
250 V/0.15 A 250 V/0.15 A
Maximum capacitive load - 10 nF
Max operations with load 1000 -
Max operations with no load 10000 -
Operating time < 6 ms <= 1 ms
The stated operate time for functions include the operating time for the binary
inputs and outputs.
1332
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
The milli-ampere input module is used to interface transducer signals in the –20 to +20 mA range
from for example OLTC position, temperature or pressure transducers. The module has six
independent, galvanically separated channels.
M6380-3 v6
The Milliampere Input Module has six independent analog channels with separated protection,
filtering, reference, A/D-conversion and optical isolation for each input making them galvanically
isolated from each other and from the rest of the module.
For configuration of the input signals, refer to section "Signal matrix for mA inputs SMMI".
The analog inputs measure DC current in the range of +/- 20 mA. The A/D converter has a digital
filter with selectable filter frequency. All inputs are calibrated separately The filter parameters and
the calibration factors are stored in a non-volatile memory on the module.
• Cyclic reporting
• Dead Band reporting
The parameter MaxReportT defines the maximum time between two reports at cyclic reporting. If
MaxReportT is set to a value higher than 0 s, all the channels follow cyclic reporting disregarding
the settings EnDeadBandChx and DeadBandChx.
Deadband reporting requires that MaxReportT is set to 0, and EnDeadBandChx is set to On. The
DeadBandChx parameter defines the dead band range for channel x.
The calibration circuitry monitors the module temperature and starts an automatical calibration
procedure if the temperature drift is outside the allowed range.
1333
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
M6380-35 v3
IEC99000504 V2 EN-US
23.2.11.3 Signals
PID-4110-OUTPUTSIGNALS v4
1334
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
23.2.11.4 Settings
PID-4110-SETTINGS v4
1335
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
1336
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
M6389-1 v4
The serial and LON communication module (SLM) is used for SPA, IEC 60870-5-103, DNP3 and LON
communication. The module has two optical communication ports for plastic/plastic, plastic/
glass or glass/glass. One port is used for serial communication (SPA, IEC 60870-5-103 and DNP3
port) and one port is dedicated for LON communication.
1337
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
The SLM is a PMC card and it is factory mounted as a mezzanine card on the NUM module. Three
variants of the SLM are available with different combinations of optical fiber connectors, see
figure 694. The plastic fiber connectors are of snap-in type and the glass fiber connectors are of
ST type.
I
EC0500760=1=en=Or
igi
nal
.psd
IEC05000760 V2 EN-US
1 Receiver, LON
2 Transmitter, LON
3 Receiver, SPA/IEC 60870-5-103/DNP3
4 Transmitter, SPA/IEC 60870-5-103/DNP3
A Snap in connector for plastic fiber
B ST connector for glass fiber
Observe that when the SLM connectors are viewed from the rear side of the IED,
contact 4 above is in the uppermost position and contact 1 in the lowest position.
1338
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
M12589-1 v4
SEMOD117441-2 v5
The Galvanic RS485 communication module (RS485) is used for DNP3.0 and IEC 60870-5-103
communication. The module has one RS485 communication port. The RS485 is a balanced serial
communication that can be used either in 2-wire or 4-wire connections. A 2-wire connection uses
the same signal for RX and TX and is a multidrop communication with no dedicated Master or
slave. This variant requires however a control of the output. The 4-wire connection has separated
signals for RX and TX multidrop communication with a dedicated Master and the rest are slaves.
No special control signal is needed in this case.
SEMOD158670-4 v2
The RS485 is a PMC card and it is factory mounted as a mezzanine card on the NUM module.
1339
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
Angle
bracket
Screw
1
terminal
X3 2
1
2 RS485
3 PWB
Screw
4
terminal
5
X1
6
Backplane
IEC06000517 V1 EN-US
• Soft grounded: The IO is connected to the GND with an RC net parallel with a MOV
1340
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
SEMOD158710-2 v2
The optical fast-ethernet module is used for fast and interference-free communication of
synchrophasor data over IEEE C37.118 and/or IEEE 1344 protocols. It is also used to connect an IED
to the communication buses (like the station bus) that use the IEC 61850-8-1 protocol (OEM rear
port A, B). The process bus use the IEC 61850-9-2LE protocol (OEM rear port C, D). The module has
one or two optical ports with ST connectors.
The Optical Ethernet module (OEM) is used when communication systems according to IEC61850–
8–1 have been implemented.
The Optical Ethernet module (OEM) is a PMC card and mounted as a mezzanine card on the ADM.
The OEM is a 100BASE-FXmodule and available as a single channel or double channel unit.
1341
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
IEC05000472=1=en=Original.vsd
IEC05000472 V3 EN-US
SEMOD55310-2 v8
M16028-3 v3
The line data communication module (LDCM) is used for communication between the IEDs
situated at distances <68 miles or from the IED to optical to electrical converter with G.703
interface located on a distances <1.9 miles away. The LDCM module sends and rereceives data, to
and from another LDCM module. The IEEE/ANSI standard format is used.
The line data communication module is used for binary signal transfer. The module has one optical
port with ST connectors see figure 697.
1342
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
Alternative cards for Long range (1550 nm single mode), Medium range (1310 nm single mode) and
Short range (850 nm multi mode) are available.
Class 1 laser product. Take adequate measures to protect the eyes. Never look into
the laser beam.
The LDCM is a PCMIP type II single width format module. The LDCM can be mounted on:
• the ADM
• the NUM
ST
IO-connector
ST
IEC07000087=1=en=Original.vsd
IEC07000087 V2 EN-US
Figure 697: The SR-LDCM layout. PCMIP type II single width format with two PCI connectors
and one I/O ST type connector
C
IEC06000393=1=en=Original.vsd
IEC06000393 V2 EN-US
Figure 698: The MR-LDCM and LR-LDCM layout. PCMIP type II single width format with two
PCI connectors and one I/O FC/PC type connector
1343
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
M12756-1 v12
Multi-mode fiber
glass 50/125 µm
Peak Emission Wave length
Nominal 820 nm 1310 nm 1550 nm
Maximum 865 nm 1330 nm 1580 nm
Minimum 792 nm 1290 nm 1520 nm
Optical budget 18.8 dB (typical 26.8 dB (typical 28.7 dB (typical
Multi-mode fiber glass 62.5/125 mm distance about 2 distance 50 mile *) distance 68 mile *)
mile *)
Multi-mode fiber glass 50/125 mm 11.5 dB (typical
distance about 1
mile *)
Optical connector Type ST Type FC/PC Type FC/PC
Protocol C37.94 C37.94 C37.94
implementation **) implementation **)
Data transmission Synchronous Synchronous Synchronous
Transmission rate / Data rate 2 Mbit/s / 64 2 Mbit/s / 64 2 Mbit/s / 64
kbit/s kbit/s kbit/s
Clock source Internal or derived Internal or derived Internal or derived
from received from received from received
signal signal signal
*) depending on optical budget calculation
**) C37.94 originally defined just for multi-mode; using same header, configuration and data format as C37.94
The galvanic X.21 line data communication module is used for connection to telecommunication
equipment, for example leased telephone lines. The module supports 64 kbit/s data
communication between IEDs.
Examples of applications:
The galvanic X.21 line data communication module uses a ABB specific PC*MIP Type II format.
1344
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
C
en07000196.vsd
IEC07000196 V1 EN-US
1 4
1 8
9 15
3 2
en07000239.wmf
IEC07000239 V1 EN-US
1345
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
I/O
100kW 100nF
Soft ground
en07000242.vsd
IEC07000242 V1 EN-US
Grounding
At special problems with ground loops, the soft ground connection for the IIO-ground can be
tested.
Three different kinds of grounding principles can be set (used for fault tracing):
1. Direct ground - The normal grounding is direct ground, connect terminal 2 directly to the
chassis.
2. No ground - Leave the connector without any connection.
3. Soft ground - Connect soft ground pin (3), see figure 700
X.21 connector
The data format is HDLC. The speed for the transmission of the messages used is 64 kbit/s.
1346
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
A maximum of 100 meter of cable is allowed to ensure the quality of the data (deviation from X.21
standard cable length).
Synchronization
The X.21 LDCM works like a DTE (Data Terminal Equipment) and is normally expecting
synchronization from the DCE (Data Circuit Equipment). The transmission is normally
synchronized to the Signal Element Timing signal when a device is a DTE. When the signal is high it
will read the data at the receiver and when the signal is low it will write data to the transmitter.
This behaviour can be inverted in the control register.
Normally an external multiplexer is used and it should act like the master.
When two X.21 LDCM is directly communicating with each other one must be set as a master
generating the synchronization for the other (the slave). The DTE Signal Element Timing is created
from the internal 64 kHz clock.
This module includes a GPS receiver used for time synchronization. The GTM has one SMA contact
for connection to an antenna. It also includes an optical PPS ST-connector output.
The GTM is a PCMIP-format card and is placed only on one of the ADM slots. The antenna input
connector is shielded and directly attached to a grounded plate to eliminate the risk of
electromagnetic interference.
All communication between the GTM and the NUM is via the PCI-bus. PPS time data is sent from
the GTM to the rest of the time system to provide 1μs accuracy at sampling level. An optical
transmitter for PPS output is available for time synchronization of another relay with an optical
1347
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
PPS input. The PPS output connector is of ST-type for multimode fiber and could be used up to 1
km.
SEMOD55660-2 v3
In order to receive GPS signals from the satellites orbiting the earth a GPS antenna with applicable
cable must be used.
SEMOD55682-4 v4
The antenna with a console for mounting on a horizontal or vertical flat surface or on an antenna
mast. See figure 702
1348
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
1 6
4 7
xx04000155.vsd
IEC04000155 V2 EN-US
where
:
1 GPS antenna
2 TNC connector
3 Console, (2'6.7"x4'11')
4 Mounting holes about 1/5"
5 Tab for securing of antenna cable
6 Vertical mounting position
7 Horizontal mounting position
Make sure that the antenna cable is not charged when connected to the antenna or
to the receiver. Short-circuit the end of the antenna cable with some metal device,
when first connected to the antenna. When the antenna is connected to the cable,
connect the cable to the receiver. The IED must be switched off when the antenna
cable is connected.
1349
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
SEMOD55693-2 v5
The IRIG-B time synchronizing module is used for accurate time synchronizing of the IED from a
station clock.
The Pulse Per Second (PPS) input shall be used for synchronizing when IEC 61850-9-2LE is used.
Electrical (BNC) and optical connection (ST) for 0XX and 12X IRIG-B support.
The IRIG-B module has two inputs. One input is for the IRIG-B that can handle both a pulse-width
modulated signal (also called unmodulated) and an amplitude modulated signal (also called sine
wave modulated). The other is an optical input type ST for optical pulse-width modulated signal
(IRIG-B 00X).
ST
Y2
A1
IEC06000304=1=en=Original.ai
IEC06000304 V2 EN-US
Figure 703: IRIG-B PC-MIP board with top left ST connector for optical IRIG-B 00X 820 nm
multimode fiber optic signal input and lower left BNC connector for IRIG-B signal
input
1350
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
23.2.19.3 Settings
PID-5187-SETTINGS v4
SEMOD141136-2 v8
1351
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
M2152-3 v5
A
D
B C
IEC08000164-2-en.vsd
IEC08000164 V2 EN-US
1352
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
K
F
G
H J
xx08000166.vsd
IEC08000166 V1 EN-US
Figure 705: Case without rear cover with 19” rack mounting kit
M2152-11 v3
Case size A B C D E F G H J K
(inches)
6U, 1/2 x 19” 10.47 8.81 7.92 9.96 8.10 7.50 8.02 18.31 7.39 19.00
6U, 3/4 x 19” 10.47 13.23 7.92 9.96 12.52 7.50 12.44 18.31 7.39 19.00
6U, 1/1 x 19” 10.47 17.65 7.92 9.96 16.94 7.50 16.86 18.31 7.39 19.00
The H and K dimensions are defined by the 19” rack mounting kit
1353
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
M11985-110 v4
A
D
B
C
IEC08000163-2-en.vsd
IEC08000163 V2 EN-US
1354
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
K
F
G
J
H
xx08000165.vsd
IEC08000165 V1 EN-US
Figure 707: Case with rear cover and 19” rack mounting kit
IEC05000503-2-en.vsd
IEC05000503 V2 EN-US
Case size A B C D E F G H J K
(inches)
6U, 1/2 x 19” 10.47 8.81 9.53 10.07 8.10 7.50 8.02 18.31 9.00 19.00
6U, 3/4 x 19” 10.47 13.23 9.53 10.07 12.52 7.50 12.4 18.31 9.00 19.00
6U, 1/1 x 19” 10.47 17.65 9.53 10.07 16.86 7.50 16.86 18.31 9.00 19.00
The H and K dimensions are defined by the 19” rack mounting kit.
1355
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
A C
B
E
D
IEC08000162-2-en.vsd
IEC08000162 V2 EN-US
1356
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
IEC06000182-2-en.vsd
IEC06000182 V2 EN-US
G
D
B
E
F
C
xx05000505.vsd
IEC05000505 V1 EN-US
Case size A B C D E F G
(inches) ±0.04 ±0.04 ±0.04 ±0.04 ±0.04 ±0.04 ±0.04
Tolerance
6U, 1/2 x 19” 8.42 10.21 9.46 7.50 1.35 0.52 0.25 diam
6U, 3/4 x 19” 12.85 10.21 13.89 7.50 1.35 0.52 0.25 diam
6U, 1/1 x 19” 17.27 10.21 18.31 7.50 1.35 0.52 0.25 diam
1357
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
IEC04000471-2-en.vsd
IEC04000471 V2 EN-US
23.3.6 External resistor unit for high impedance differential protection SEMOD154026-4 v3
1358
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
[1.48]
[6.97]
[4.02]
Dimension
mm [inches] xx06000232.eps
IEC06000232 V2 EN-US
[7.50]
en06000234.eps
[inches]
IEC06000234 V2 EN-US
Figure 714: Dimension drawing of a three phase high impedance resistor unit
1359
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
• 1/2 x 19”
• 3/4 x 19”
• 1/1 x 19”
• 1/4 x 19” (RHGS6 6U)
Only a single case can be mounted in each cut-out on the cubicle panel, for class IP54 protection.
Flush mounting cannot be used for side-by-side mounted IEDs when IP54 class
must be fulfilled. Only IP20 class can be obtained when mounting two cases side-
by-side in one (1) cut-out.
1360
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
IEC08000161-2-en.vsd
IEC08000161 V2 EN-US
1361
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
All IED sizes can be mounted in a standard 19” cubicle rack by using a suitably sized mounting kit
consisting of two mounting angles, their fastening screws and washers.
The mounting angles are reversible which enables mounting of IED size 1/2 x 19” or 3/4 x 19” either
to the left or the right side of the cubicle.
A separately ordered rack mounting kit for side-by-side mounted IEDs or IEDs
together with RHGS cases should be selected so that the total size equals 19”.
Use only the screws included in the mounting kit when mounting the plates and the
angles on the IED. Screws with wrong dimension may damage the PCBs inside the
IED.
1362
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
1a
1b
IEC08000160-2-en.vsd
IEC08000160 V2 EN-US
1363
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
All case sizes, 1/2 x 19”, 3/4 x 19”,1/1 x 19”, can be wall mounted. It is also possible to mount the
IED on a panel or in a cubicle.
When mounting the side plates, use screws that follow the recommended
dimensions. Using screws with other dimensions may damage the PCBs inside the
IED.
If fiber cables are bent too much, the signal can be weakened. Wall mounting is
therefore not recommended for any communication modules with fiber
connection.
2
3
1 4
IEC130 00266-1-en.vsd
IEC13000266 V1 EN-US
1364
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
The IED can be equipped with a rear protection cover recommended to be used with this type of
mounting. See figure 718.
To reach the rear side of the IED, a free space of 3.2 inches is required on the unhinged side.
3
1
3.2" 2
(80 mm)
ANSI_en06000135.vsd
ANSI06000135 V1 EN-US
Figure 718: How to reach the connectors on the rear side of the IED.
1365
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
IED case size 1/2 x 19” or 3/4 x 19” and RHGS cases can be mounted side-by-side up to a maximum
size of 19”. For side-by-side rack mounting, the side-by-side mounting kit together with the 19”
rack panel mounting kit must be used. The mounting kit has to be ordered separately.
When mounting the plates and the angles on the IED, use screws that follow the
recommended dimensions. Using screws with other dimensions may damage the
PCBs inside the IED.
2
1
IEC04000456-2-en.vsd
IEC04000456 V2 EN-US
1366
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
A 1/2 x 19” or 3/4 x 19” size IED can be mounted with a RHGS case (6 or 12 depending on IED size).
The RHGS case can be used for mounting a test switch of type RTXP 24. It also has enough space
for a terminal base of RX 2 type for mounting of, for example, a DC-switch or two trip IEDs.
1 2 1 2
1 1 1 1
2 2 2 2
3 3 3 3
4 4 4 4
5 5 5 5
6 6 6 6
7 7 7 7
8 8 8 8
IEC06000180-2-en.vsd
IEC06000180 V2 EN-US
Figure 720: IED (1/2 x 19”) mounted with a RHGS6 case containing a test switch module
equipped with only a test switch and a RX2 terminal base
If IP54 is required it is not allowed to flush mount side by side mounted cases. If your application
demands side-by-side flush mounting, the side-by-side mounting details kit and the 19” panel rack
mounting kit must be used. The mounting kit has to be ordered separately. The maximum size of
the panel cut out is 19”.
Use only the screws included in the mounting kit when mounting the plates and the
angles on the IED. Screws with wrong dimension may damage the PCBs inside the
IED.
1367
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
Please contact factory for special add on plates for mounting FT switches on the
side (for 1/2 19" case) or bottom of the relay.
1 2
IEC06000181-2-en.vsd
IEC06000181 V2 EN-US
Figure 721: Side-by-side flush mounting details (RHGS6 side-by-side with 1/2 x 19” IED).
M11778-1 v4
1368
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
M12327-1 v3
Table 1122: Water and dust protection level according to IEC 60529
M11777-1 v4
GUID-1CF5B10A-CF8B-407D-8D87-F4B48B43C2B2 v1
SEMOD53376-2 v6
M12583-1 v5
1369
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
Because of limitations of space, when ring lug terminal is ordered for Binary I/O
connections, one blank slot is necessary between two adjacent IO cards. Please
refer to the ordering particulars for details.
M16705-1 v15
100-250 V DC
Interruption
±20%
interval
0–50 ms No restart
0–∞ s Correct behaviour at power
down
Restart time < 300 s
Harmonic frequency dependence (20% 2nd, 3rd and 5th harmonic of fn ±2.0%
content)
Table continues on next page
1370
Technical manual
1MRK 505 344-UUS B Section 23
IED hardware
M16706-1 v13.1.1
1371
Technical manual
Section 23 1MRK 505 344-UUS B
IED hardware
1372
Technical manual
1MRK 505 344-UUS B Section 24
Labels
Section 24 Labels
10
7
2
7
6
3
11
4
=IEC15000506=2=en=Original.vsdx
IEC15000506 V2 EN-US
1373
Technical manual
Section 24 1MRK 505 344-UUS B
Labels
1
1 QR-code containing the complete ordering code
2 Power supply module (PSM)
10
3 mA input module (MIM)
9 4 Ordering and serial number
5 Manufacturer
8 6 Transformer designations
IEC15000504-1-en.vsdx
IEC15000504 V1 EN-US
4
en06000573.ep
IEC06000573 V1 EN-US
1374
Technical manual
1MRK 505 344-UUS B Section 24
Labels
1 Warning label
2 Caution label
3 Class 1 laser product label
IEC06000575 V1 EN-US
4 Warning label
1375
Technical manual
1376
1MRK 505 344-UUS B Section 25
Connection diagrams
The connection diagrams are delivered on the IED Connectivity package DVD as part of the
product delivery.
1377
Technical manual
1378
1MRK 505 344-UUS B Section 26
Inverse time characteristics
In order to assure time selectivity between different overcurrent protections at different points in
the network different time delays for the different protections are normally used. The simplest
way to do this is to use definite time-lag. In more sophisticated applications current dependent
time characteristics are used. Both alternatives are shown in a simple application with three
overcurrent protections operating in series.
xx05000129_ansi.vsd
ANSI05000129 V1 EN-US
Stage 3
Time
Stage 2 Stage 2
Fault point
position
en05000130.vsd
IEC05000130 V1 EN-US
1379
Technical manual
Section 26 1MRK 505 344-UUS B
Inverse time characteristics
Time
Fault point
position
en05000131.vsd
IEC05000131 V1 EN-US
To assure selectivity between protections there must be a time margin between the operation
time of the protections. This required time margin is dependent of following factors, in a simple
case with two protections in series:
A1 B1
Feeder
51 51
Time axis
en05000132_ansi.vsd
ANSI05000132 V1 EN-US
where:
t=0 is The fault occurs
t=t1 is Protection B1 trips
1380
Technical manual
1MRK 505 344-UUS B Section 26
Inverse time characteristics
In the case protection B1 shall trip without any intentional delay (instantaneous). When the fault
occurs the protections pickup to detect the fault current. After the time t1 the protection B1 send a
trip signal to the circuit breaker. The protection A1 starts its delay timer at the same time, with
some deviation in time due to differences between the two protections. There is a possibility that
A1 will pickup before the trip is sent to the B1 circuit breaker. At the time t2 the circuit breaker B1
has opened its primary contacts and thus the fault current is interrupted. The breaker time (t2 - t1)
can differ between different faults. The maximum opening time can be given from manuals and
test protocols. Still at t2 the timer of protection A1 is active. At time t3 the protection A1 is reset,
that is the timer is stopped.
In most applications it is required that the times shall reset as fast as possible when the current
fed to the protection drops below the set current level, the reset time shall be minimized. In some
applications it is however beneficial to have some type of delayed reset time of the overcurrent
function. This can be the case in the following applications:
• If there is a risk of intermittent faults. If the current IED, close to the faults, picks up and
resets there is a risk of unselective trip from other protections in the system.
• Delayed resetting could give accelerated fault clearance in case of automatic reclosing to a
permanent fault.
• Overcurrent protection functions are sometimes used as release criterion for other protection
functions. It can often be valuable to have a reset delay to assure the release function.
The function can trip in a definite time-lag mode or in a current definite inverse time mode. For the
inverse time characteristic both ANSI and IEC based standard curves are available. Also
programmable curve types are supported via the component inputs: p, A, B, C pr, tr, and cr.
If current in any phase exceeds the set pickup current value (here internal signal pickupValue), a
timer, according to the selected operating mode, is started. The component always uses the
maximum of the three phase current values as the current level used in timing calculations.
In case of definite time-lag mode the timer will run constantly until the time is reached or until the
current drops below the reset value (pickup value minus the hysteresis) and the reset time has
elapsed.
For definite time delay curve ANSI/IEEE Definite time or IEC Definite time are chosen.
The general expression for inverse time curves is according to equation 228.
1381
Technical manual
Section 26 1MRK 505 344-UUS B
Inverse time characteristics
æ ö
ç ÷
t [s ] = ç + B ÷ × td
A
ç P ÷
çç æç ö
i
÷ -C ÷÷
è è Pickupn ø ø
EQUATION1640 V1 EN-US (Equation 228)
where:
p, A, B, C are constants defined for each curve type,
Pickupn is the set pickup current for step n,
td is set time multiplier for step n and
i is the measured current.
For inverse time characteristics a time will be initiated when the current reaches the set pickup
level. From the general expression of the characteristic the following can be seen:
ææ P
ö
( t op - B × td ) × çç
i ö
÷
ç è Pickupn ø
- C ÷ = A × td
÷
è ø
EQUATION1642 V1 EN-US (Equation 229)
where:
top is the operating time of the protection
The time elapsed to the moment of trip is reached when the integral fulfils according to
equation 230, in addition to the constant time delay:
t
ææ i ö
P
ö
òçç ÷
ç è Pickupn ø
0è
- C ÷ × dt ³ A × td
÷
ø
EQUATION1643 V1 EN-US (Equation 230)
For the numerical protection the sum below must fulfil the equation for trip.
1382
Technical manual
1MRK 505 344-UUS B Section 26
Inverse time characteristics
n æ æ i ( j ) öP ö
Dt × å çç
ç Pickupn ø
j =1 è è
÷ - C ÷ ³ A × td
÷
ø
EQUATION1644 V1 EN-US (Equation 231)
where:
j=1 is the first protection execution cycle when a fault has been detected,
that is, when
i
>1
Pickupn
EQUATION1646 V1 EN-US
For inverse time operation, the inverse time characteristic is selectable. Both the IEC and ANSI/
IEEE standardized inverse time characteristics are supported.
For the IEC curves there is also a setting of the minimum time-lag of operation, see figure 727.
Operate
time
tMin
Current
IMin
IEC05000133-3-en.vsd
IEC05000133 V2 EN-US
1383
Technical manual
Section 26 1MRK 505 344-UUS B
Inverse time characteristics
twenty times the set current pickup value. Note that the operating time value is dependent on the
selected setting value for time multiplier k.
In addition to the ANSI and IEC standardized characteristics, there are also two additional inverse
curves available; the RI curve and the RD curve.
The RI inverse time curve emulates the characteristic of the electromechanical ASEA relay RI. The
curve is described by equation 233:
æ ö
ç td ÷
t [s ] = ç ÷
çç 0.339 - 0.235 × Pickupn ÷÷
è i ø
EQUATION1647 V1 EN-US (Equation 233)
where:
Pickupn is the set pickup current for step n
td is set time multiplier for step n
i is the measured current
The RD inverse curve gives a logarithmic delay, as used in the Combiflex protection RXIDG. The
curve enables a high degree of selectivity required for sensitive residual ground-fault current
protection, with ability to detect high-resistive ground faults. The curve is described by
equation 234:
æ i ö
[ ]
t s = 5.8 - 1.35 × ln ç ÷
è td × Pickupn ø
EQUATION1648 V1 EN-US (Equation 234)
where:
Pickupn is the set pickup current for step n,
td is set time multiplier for step n and
i is the measured current
If the curve type programmable is chosen, the user can make a tailor made inverse time curve
according to the general equation 235.
æ ö
ç ÷
t [s ] = ç + B ÷ × td
A
ç P ÷
çç æç ö
i
÷ -C ÷÷
è è Pickupn ø ø
EQUATION1640 V1 EN-US (Equation 235)
1384
Technical manual
1MRK 505 344-UUS B Section 26
Inverse time characteristics
Also the reset time of the delayed function can be controlled. There is the possibility to choose
between three different reset time-lags.
• Instantaneous Reset
• IEC Reset
• ANSI Reset.
If instantaneous reset is chosen the timer will be reset directly when the current drops below the
set pickup current level minus the hysteresis.
If IEC reset is chosen the timer will be reset after a set constant time when the current drops
below the set pickup current level minus the hysteresis.
If ANSI reset time is chosen the reset time will be dependent of the current after fault clearance
(when the current drops below the pickup current level minus the hysteresis). The timer will reset
according to equation 236.
æ ö
ç tr
÷
t [s] = ç ÷ × td
ç æ i ö2 ÷
çç ÷ -1 ÷
è è pickupn ø ø
ANSIEQUATION1197 V1 EN-US (Equation 236)
where:
The set value tr is the reset time in case of zero current after fault clearance.
The possibility of choice of reset characteristics is to some extent dependent of the choice of time
delay characteristic.
For the definite time delay characteristics the possible reset time settings are instantaneous and
IEC constant time reset.
For ANSI inverse time delay characteristics all three types of reset time characteristics are
available; instantaneous, IEC constant time reset and ANSI current dependent reset time.
For IEC inverse time delay characteristics the possible delay time settings are instantaneous and
IEC set constant time reset).
For the programmable inverse time delay characteristics all three types of reset time
characteristics are available; instantaneous, IEC constant time reset and ANSI current dependent
reset time. If the current dependent type is used settings pr, tr and cr must be given, see
equation 237:
æ ö
ç tr
÷
t [s] = ç ÷ × td
ç æ i ö pr ÷
çç ÷ - cr ÷
è è pickupn ø ø
ANSIEQUATION1198 V1 EN-US (Equation 237)
1385
Technical manual
Section 26 1MRK 505 344-UUS B
Inverse time characteristics
For RI and RD inverse time delay characteristics the possible delay time settings are instantaneous
and IEC constant time reset.
GUID-F7AA2194-4D1C-4475-8853-C7D064912614 v4
When inverse time overcurrent characteristic is selected, the trip time of the stage
will be the sum of the inverse time delay and the set definite time delay. Thus, if
only the inverse time delay is required, it is important to set the definite time delay
for that stage to zero.
M12388-1 v23
Reset characteristic:
tr
t = × td
(I 2
-1 )
EQUATION1652 V1 EN-US
I = Imeasured/Iset
1386
Technical manual
1MRK 505 344-UUS B Section 26
Inverse time characteristics
Table 1136: ANSI Inverse time characteristics for Line differential protection
Function Range or value Accuracy
Operating characteristic: 0.05 ≤ td ≤ 1.10 ANSI/IEEE C37.112 ,
±5.0% or ±40 ms
whichever is greater
æ A ö
t = ç P + B ÷ × td
ç ( I - 1) ÷
è ø
EQUATION1651 V1 EN-US
Reset characteristic:
tr
t = × td
(I 2
-1 )
EQUATION1652 V1 EN-US
I = Imeasured/Iset
1387
Technical manual
Section 26 1MRK 505 344-UUS B
Inverse time characteristics
I = Imeasured/Iset
TR
t = × td
(I PR
- CR )
EQUATION1655 V1 EN-US
I = Imeasured/Iset
1388
Technical manual
1MRK 505 344-UUS B Section 26
Inverse time characteristics
Table 1138: IEC Inverse time characteristics for Line differential protection
Function Range or value Accuracy
Operating characteristic: 0.05 ≤ td ≤ 1.10 IEC 60255-151, ±5.0%
or ±40 ms whichever
is greater
æ A ö
t = ç P ÷ × td
ç ( I - 1) ÷
è ø
EQUATION1653 V1 EN-US
I = Imeasured/Iset
TR
t = × td
(I PR
- CR )
EQUATION1655 V1 EN-US
I = Imeasured/Iset
I = Imeasured/Iset
æ
t = 5.8 - ç 1.35 × In
I ö
÷
è td ø
EQUATION1657 V1 EN-US
I = Imeasured/Iset
1389
Technical manual
Section 26 1MRK 505 344-UUS B
Inverse time characteristics
Table 1140:RI and RD type inverse time characteristics for Line differential protection
Function Range or value Accuracy
RI type inverse characteristic 0.05 ≤ td ≤ 1.10 IEC 60255-151, ±5.0%
or ±40 ms whichever
1 is greater
t = × td
0.236
0.339 -
I
EQUATION1656 V1 EN-US
I = Imeasured/Iset
t = 5.8 - ç 1.35 × In
æ I ö
÷
è td ø
EQUATION1657 V1 EN-US
I = Imeasured/Iset
GUID-19F8E187-4ED0-48C3-92F6-0D9EAA2B39BB v4
Table 1141: ANSI Inverse time characteristics for Sensitive directional residual overcurrent and power protection
Function Range or value Accuracy
Operating characteristic: 0.05 ≤ k ≤ 2.00 ANSI/IEEE C37.112 ,
1.5 x Iset ≤ I ≤ 20 x Iset ±5.0% or ±160 ms
whichever is greater
æ A ö
t = ç P + B ÷ × td
ç ( I - 1) ÷
è ø
EQUATION1651 V1 EN-US
Reset characteristic:
tr
t = × td
(I 2
-1 )
EQUATION1652 V1 EN-US
I = Imeasured/Iset
1390
Technical manual
1MRK 505 344-UUS B Section 26
Inverse time characteristics
Table 1142: IEC Inverse time characteristics for Sensitive directional residual overcurrent and power protection
Function Range or value Accuracy
Operating characteristic: 0.05 ≤ k ≤ 2.00 IEC 60255-151, ±5.0%
1.5 x Iset ≤ I ≤ 20 x Iset or ±160 ms whichever
is greater
æ A ö
t = ç P ÷ × td
ç ( I - 1) ÷
è ø
EQUATION1653 V1 EN-US
I = Imeasured/Iset
TR
t = × td
(I PR
- CR )
EQUATION1655 V1 EN-US
I = Imeasured/Iset
The parameter setting TimeChar = Reserved shall not be used, since this parameter
setting is for future use and not implemented yet.
1391
Technical manual
Section 26 1MRK 505 344-UUS B
Inverse time characteristics
Table 1143: RI and RD type inverse time characteristics for Sensitive directional residual overcurrent and power
protection
Function Range or value Accuracy
RI type inverse characteristic 0.05 ≤ k ≤ 2.00 IEC 60255-151, ±5.0%
1.5 x Iset ≤ I ≤ 20 x Iset or ±160 ms whichever
1 is greater
t = × td
0.236
0.339 -
I
EQUATION1656 V1 EN-US
I = Imeasured/Iset
t = 5.8 - ç 1.35 × In
æ I ö
÷
è td ø
EQUATION1657 V1 EN-US
I = Imeasured/Iset
GUID-2AE8C92E-5DA8-487F-927D-8E553EE29240 v2
Table 1144:ANSI Inverse time characteristics for Voltage restrained time overcurrent protection
Function Range or value Accuracy
Operating characteristic: td = (0.05-999.00) in steps of 0.01 ANSI/IEEE C37.112 , ±
5.0% or ±40 ms
whichever is greater
æ A ö
t = ç P + B ÷ × td
ç ( I - 1) ÷
è ø
EQUATION1651 V1 EN-US
Reset characteristic:
tr
t = × td
(I 2
-1 )
EQUATION1652 V1 EN-US
I = Imeasured/Iset
1392
Technical manual
1MRK 505 344-UUS B Section 26
Inverse time characteristics
Table 1145: IEC Inverse time characteristics for Voltage restrained time overcurrent protection
Function Range or value Accuracy
Operating characteristic: td = (0.05-999.00) in steps of 0.01 IEC 60255-151, ±5.0%
or ±40 ms whichever
is greater
æ A ö
t = ç P ÷ × td
ç ( I - 1) ÷
è ø
EQUATION1653 V1 EN-US
I = Imeasured/Iset
SEMOD116978-2 v9
V = Vmeasured
td ⋅ 480
t = + 0.035
2.0
V − VPickup
32 ⋅ − 0.5
VPickup
EQUATION1662 V2 EN-US
td ⋅ 480
t = + 0.035
3.0
V − VPickup
32 ⋅ − 0.5
VPickup
EQUATION1663 V2 EN-US
1393
Technical manual
Section 26 1MRK 505 344-UUS B
Inverse time characteristics
V = Vmeasured
td × 480
t = + 0.055
2.0
æ VPickup - V ö
ç 32 × - 0.5 ÷
è VPickup ø
EQUATION1659 V1 EN-US
V = Vmeasured
êçB × -C÷ ú
ëè VPickup ø û
EQUATION1660 V1 EN-US
V = Vmeasured
1394
Technical manual
1MRK 505 344-UUS B Section 26
Inverse time characteristics
V = Vmeasured
1395
Technical manual
Section 26 1MRK 505 344-UUS B
Inverse time characteristics
SEMOD118114-4 v4
A070750 V2 EN-US
1396
Technical manual
1MRK 505 344-UUS B Section 26
Inverse time characteristics
A070751 V2 EN-US
1397
Technical manual
Section 26 1MRK 505 344-UUS B
Inverse time characteristics
A070752 V2 EN-US
1398
Technical manual
1MRK 505 344-UUS B Section 26
Inverse time characteristics
A070753 V2 EN-US
1399
Technical manual
Section 26 1MRK 505 344-UUS B
Inverse time characteristics
A070817 V2 EN-US
1400
Technical manual
1MRK 505 344-UUS B Section 26
Inverse time characteristics
A070818 V2 EN-US
1401
Technical manual
Section 26 1MRK 505 344-UUS B
Inverse time characteristics
A070819 V2 EN-US
1402
Technical manual
1MRK 505 344-UUS B Section 26
Inverse time characteristics
A070820 V2 EN-US
1403
Technical manual
Section 26 1MRK 505 344-UUS B
Inverse time characteristics
A070821 V2 EN-US
1404
Technical manual
1MRK 505 344-UUS B Section 26
Inverse time characteristics
A070822 V2 EN-US
1405
Technical manual
Section 26 1MRK 505 344-UUS B
Inverse time characteristics
A070823 V2 EN-US
1406
Technical manual
1MRK 505 344-UUS B Section 26
Inverse time characteristics
A070824 V2 EN-US
1407
Technical manual
Section 26 1MRK 505 344-UUS B
Inverse time characteristics
A070825 V2 EN-US
1408
Technical manual
1MRK 505 344-UUS B Section 26
Inverse time characteristics
A070826 V2 EN-US
1409
Technical manual
Section 26 1MRK 505 344-UUS B
Inverse time characteristics
A070827 V2 EN-US
1410
Technical manual
1MRK 505 344-UUS B Section 26
Inverse time characteristics
GUID-ACF4044C-052E-4CBD-8247-C6ABE3796FA6 V1 EN-US
1411
Technical manual
Section 26 1MRK 505 344-UUS B
Inverse time characteristics
GUID-F5E0E1C2-48C8-4DC7-A84B-174544C09142 V1 EN-US
1412
Technical manual
1MRK 505 344-UUS B Section 26
Inverse time characteristics
GUID-A9898DB7-90A3-47F2-AEF9-45FF148CB679 V1 EN-US
1413
Technical manual
Section 26 1MRK 505 344-UUS B
Inverse time characteristics
GUID-35F40C3B-B483-40E6-9767-69C1536E3CBC V1 EN-US
1414
Technical manual
1MRK 505 344-UUS B Section 26
Inverse time characteristics
GUID-B55D0F5F-9265-4D9A-A7C0-E274AA3A6BB1 V1 EN-US
1415
Technical manual
1416
1MRK 505 344-UUS B Section 27
Glossary
AC Alternating current
ACC Actual channel
ACT Application configuration tool within PCM600
A/D converter Analog-to-digital converter
ADBS Amplitude deadband supervision
ADM Analog digital conversion module, with time synchronization
AI Analog input
ANSI American National Standards Institute
AR Autoreclosing
ASCT Auxiliary summation current transformer
ASD Adaptive signal detection
ASDU Application service data unit
AWG American Wire Gauge standard
BBP Busbar protection
BFOC/2,5 Bayonet fiber optic connector
BFP Breaker failure protection
BI Binary input
BIM Binary input module
BOM Binary output module
BOS Binary outputs status
BR External bistable relay
BS British Standards
BSR Binary signal transfer function, receiver blocks
BST Binary signal transfer function, transmit blocks
C37.94 IEEE/ANSI protocol used when sending binary signals between IEDs
CAN Controller Area Network. ISO standard (ISO 11898) for serial
communication
CB Circuit breaker
CBM Combined backplane module
CCITT Consultative Committee for International Telegraph and Telephony. A
United Nations-sponsored standards body within the International
Telecommunications Union.
CCM CAN carrier module
CCVT Capacitive Coupled Voltage Transformer
1417
Technical manual
Section 27 1MRK 505 344-UUS B
Glossary
1418
Technical manual
1MRK 505 344-UUS B Section 27
Glossary
1419
Technical manual
Section 27 1MRK 505 344-UUS B
Glossary
1420
Technical manual
1MRK 505 344-UUS B Section 27
Glossary
1421
Technical manual
Section 27 1MRK 505 344-UUS B
Glossary
1422
Technical manual
1MRK 505 344-UUS B Section 27
Glossary
1423
Technical manual
Section 27 1MRK 505 344-UUS B
Glossary
1424
Technical manual
1425
ABB AB
Substation Automation Products
SE-721 59 Västerås, Sweden
Phone +46 (0) 21 32 50 00
Scan this QR code to visit our website
www.abb.com/substationautomation 1MRK 505 344-UUS