Download as pdf or txt
Download as pdf or txt
You are on page 1of 4

5 4 3 2 1

D D
EFR32ZG13 QFN-48 Radio Board
915 MHz 20 dBm, VMCU to PAVDD
Revision History
Board Function Page
Rev. Description
Title Page 1
A00 Initial production release.
RF, Antenna & Power 2

EFR32 Signal Assignments 3

WSTK Connectors & Board ID 4


C C

B B

Schematic Title
A A
PCB1
EFR32ZG13 915 MHz 20 dBm Radio Board
Page Title
Designed: Approved: Title Page
PCB4209A
TAB JSH
Document number Revision
Size BOM Doc No:
A3 <Cage Code> BRD4209A A00
Design Created Date: Sheet Created Date Sheet Modified Date Sheet
Friday, November 03, 2017 Friday, November 03, 2017 Tuesday, January 26, 2021 1 of 4

5 4 3 2 1
5 4 3 2 1

Antenna & Radio Interface

PAVDD

D U1B L103 D
EFR32RZ13P531M1442GM48 1 2
High Frequency
Crystal RF Crystal RF I/O BLM18AG601SN1 C106 C107
10
HFXI 220N 56P
3

2 X1
4 39.000 MHz
GND GND
1

VDCDC GND 11
HFXO
L102 BAL1
RF Analog Power 13
1 2 9 SUBGRF_OP
L3
4 2
SMA Connector
RFVDD 15 C3 BAL2 BIAS
BLM18AG601SN1 SUBGRF_IP 3N3 P1
C102 C103 2
1P8
L6 L7 3
100P 10P L5 C5 6 1 50R_R2 1
N/C SE 4
18N 10N 10N
3P9 5
Ground C6 C7 C8
SMA
GND 16 C4 L4 3 5 RF_TEST_POINT
SUBGRF_IN BAL1 GND
1P8 3P3 5P6 3P3 TP1
14 3N3
17 SUBGRF_ON
RFVSS 0900BL15C050
C GND C

GND

Sub-GHz matching network

Power & Decoupling

PAVDD Configuration
U1C Power Config 2
Power Config 1
EFR32RZ13P531M1442GM48 VMCU to PAVDD DCDC to PAVDD

R210 Mount Not mount


Reset DC/DC Regulator VDCDC
12 L100
RADIO_#RESET RESETn R211 Not mount Mount
38
VREGSW
B VMCU 4U7 C115 B
Digital Supply VMCU
39 Digital Regulator 4U7 PAVDD
VREGVDD R210
C110 C111 VMCU L101 R100 40
Analog Supply DVDD 0R
1R GND VDCDC
10U 1U 1 2 34 R211
AVDD
CBF102WB
C112 C113 VMCU Digital Logic
C116 0R NM
I/O Supply 41
10U 10N 42 DECOUPLE
GND
IOVDD 100N
RF Shielding
C114
Ground C117
1U 37 SH101 SH100
GND GND
VREGVSS 1U
0 RF SHIELD RF SHIELD
VSS_PAD COVER FRAME
GND
GND 1
GND
GND

NM NM GND

Schematic Title
A A

EFR32ZG13 915 MHz 20 dBm Radio Board


Page Title
Designed: Approved: RF, Antenna and Power
TAB JSH
Document number Revision
Size BOM Doc No:
A3 <Cage Code> BRD4209A A00
Design Created Date: Sheet Created Date Sheet Modified Date Sheet
Friday, November 03, 2017 Friday, November 03, 2017 Tuesday, January 26, 2021 2 of 4
5 4 3 2 1
5 4 3 2 1

Pin Mapping I/O Port Pins


U1A
EFR32RZ13P531M1442GM48

WSTK_P[45..0] WSTK_F[21..0] RADIO_PA[5..0]


RADIO_PA[5..0] EXP Header WSTK WSTK Peripheral
EFR32 Pin EFR32 Peripheral RADIO_PA0 25
Connection Breakout Pin Connection PA0 /
RADIO_PA1 26
RADIO_PA0 US0_TX#0 EXP_HEADER12 WSTK_P9 WSTK_P9 VCOM_TX WSTK_F6 WSTK_F6 RADIO_PA2 27 PA1 /
TP_VCOM_TX_MOSI PA2 /
D RADIO_PA1 US0_RX#0 EXP_HEADER14 WSTK_P11 WSTK_P11 VCOM_RX WSTK_F7 WSTK_F7 RADIO_PA3 28 D
TP_VCOM_RX_MISO PA3 /
RADIO_PA2 US0_CTS#30 EXP_HEADER3 WSTK_P0 WSTK_P0 VCOM_CTS WSTK_F8 WSTK_F8 RADIO_PA4 29
TP_VCOM_CTS_SCLK PA4 /
RADIO_PA3 US0_RTS#30 EXP_HEADER5 WSTK_P2 WSTK_P2 VCOM_RTS WSTK_F9 WSTK_F9 RADIO_PA5 30
TP_VCOM_RTS_CS PA5 /
RADIO_PA4 WSTK_P14
RADIO_PA5 WSTK_P16 WSTK_P16 VCOM_ENABLE WSTK_F5
RADIO_PB[15..11]
RADIO_PB11 31
FLASH_SCS RADIO_PB12 PB11 /
RADIO_PB[15..11] 32
RADIO_PB13 33 PB12 /
RADIO_PB14 35 PB13 /
RADIO_PB11 FRC_DCLK#6 WSTK_P18 WSTK_P18 PTI_CLK WSTK_F21 RADIO_PB15 36 PB14 / LFXTAL_N
RADIO_PB12 FRC_DOUT#6 WSTK_P20 WSTK_P20 PTI_DATA WSTK_F20 PB15 / LFXTAL_P
RADIO_PB13 FRC_DFRAME#6 WSTK_P22 WSTK_P22 PTI_SYNC WSTK_F19
RADIO_PC[11..6]
RADIO_PB14 WSTK_P27
RADIO_PB15 WSTK_P29 RADIO_PC6 43
RADIO_PC7 44 PC6 /
RADIO_PC8 45 PC7 /
RADIO_PC9 46 PC8 /
RADIO_PC10 47 PC9 /
RADIO_PC11 48 PC10 /
RADIO_PC[11..6] PC11 /

RADIO_PC6 US1_TX#11 RADIO_PD[15..9]


RADIO_PC7 US1_RX#11 FLASH_MOSI RADIO_PD9 18
RADIO_PC8 US1_CLK#11 FLASH_MISO RADIO_PD10 PD9
19
FLASH_SCLK RADIO_PD11 20 PD10
RP200 RADIO_PD12 21 PD11
4 5 EXP_HEADER8 WSTK_P5 WSTK_P5 DISP_SCLK WSTK_F15 RADIO_PD13 22 PD12
3 6 EXP_HEADER4 WSTK_P1 WSTK_P1 DISP_SI WSTK_F16 RADIO_PD14 23 PD13
C 2 7 EXP_HEADER6 WSTK_P3 RADIO_PD15 24 PD14 C
ETM_TCLK 1 8 WSTK_P41 PD15

RADIO_PF[7..0]
100R
RADIO_PF0 1
Serial resistors on SPI interface to mitigate any RADIO_PF1 2 PF0 /
signal integrity issues that might arise when an RADIO_PF2 3 PF1 /
unknown load is connected to the expansion header. RADIO_PF3 4 PF2 /
RADIO_PF4 5 PF3 /
RP201 RADIO_PF5 6 PF4 /
ETM_TD0 4 5 WSTK_P42 RADIO_PF6 7 PF5 /
ETM_TD1 3 6 WSTK_P43 RADIO_PF7 8 PF6 /
ETM_TD2 2 7 WSTK_P44 PF7 /
ETM_TD3 1 8 WSTK_P45

100R

RADIO_PC9 US1_CS#11 EXP_HEADER10 WSTK_P7


RADIO_PC10 I2C0_SCL#14 EXP_HEADER15 WSTK_P12
RADIO_PC11 I2C0_SDA#16 EXP_HEADER16 WSTK_P13

Serial Flash
RADIO_PD[15..9]

RADIO_PD9 WSTK_P30 VMCU


B RADIO_PD10 WSTK_P32 VMCU B
RADIO_PD11 WSTK_P34 U100A
RADIO_PD12 WSTK_P36 D2 C3
FLASH_MOSI SI / SIO0 SO / SIO1 FLASH_MISO
LED_R R206 E1
FLASH_SCLK SCLK
LED_G A3
0R CS#
LED_B NM E3
C1 WP# / SIO2
RADIO_PD13 WSTK_P31 WSTK_P31 DISP_EXTCOMIN WSTK_F18 VMCU RESET# / SIO3
RADIO_PD14 US1_CS#19 WSTK_P33 WSTK_P33 DISP_SCS WSTK_F17 VMCU
RADIO_PD15 WSTK_P35 WSTK_P35 DISP_ENABLE WSTK_F14 MX25R8035F
U100B
R205 0R R103 A1
VMCU VCC
330K
C124
FLASH_SCS B2
GND 100N
R204
0R MX25R8035F
NM
R203
SENSOR_ENABLE WSTK_P37
RADIO_PF[7..0] 0R GND

RADIO_PF0 DBG_SWCLK#0 WSTK_P24 WSTK_P24 DBG_TCK_SWCLK WSTK_F1 WSTK_F1


TP_DBG_TCK_SWCLK
RADIO_PF1 DBG_SWDIOTMS#0 WSTK_P26 WSTK_P26 DBG_TMS_SWDIO WSTK_F0 WSTK_F0
TP_DBG_TMS_SWDIO
RADIO_PF2 DBG_SWO#0 / DBG_TDO#0 WSTK_P28 WSTK_P28 DBG_TDO_SWO WSTK_F2 WSTK_F2
RADIO_PF3 DBG_TDI#0 EXP_HEADER13 WSTK_P10 WSTK_P10 DBG_TDI WSTK_F3 WSTK_F3
TP_DBG_TDO_SWO Schematic Title
RADIO_PF4 EXP_HEADER11 WSTK_P8 WSTK_P8 UIF_LED0 WSTK_F10 TP_DBG_TDI
A A
RADIO_PF5 WSTK_P25 WSTK_P25 UIF_LED1 WSTK_F11
RADIO_PF6
RADIO_PF7
EXP_HEADER7
EXP_HEADER9
WSTK_P4
WSTK_P6
WSTK_P4
WSTK_P6
UIF_BUTTON0
UIF_BUTTON1
WSTK_F12
WSTK_F13
EFR32ZG13 915 MHz 20 dBm Radio Board
DBG_RESET WSTK_F4 WSTK_F4 Page Title
RADIO_#RESET TP_DBG_RESET
Designed: Approved: I/O Port Connections
C207
TAB JSH
Document number Revision
100N Size BOM Doc No:
A3 <Cage Code> BRD4209A A00
Design Created Date: Sheet Created Date Sheet Modified Date Sheet
GND
Friday, November 03, 2017 Friday, November 03, 2017 Tuesday, January 26, 2021 3 of 4
5 4 3 2 1
5 4 3 2 1

WSTK Connectors

WSTK_P[45..0]

VMCU_IN
D
5V 3V3 D
P200 P201
1 2 1 2
WSTK_P36 3 4 WSTK_P37 WSTK_P0 3 4 WSTK_P1
WSTK_P38 5 6 WSTK_P39 WSTK_P2 5 6 WSTK_P3
WSTK_P40 7 8 WSTK_P41 WSTK_P4 7 8 WSTK_P5
WSTK_P42 9 10 WSTK_P43 WSTK_P6 9 10 WSTK_P7
WSTK_P44 11 12 WSTK_P45 WSTK_P8 11 12 WSTK_P9
WSTK_F0 13 14 WSTK_F1 WSTK_P10 13 14 WSTK_P11
WSTK_F2 15 16 WSTK_F3 WSTK_P12 15 16 WSTK_P13
WSTK_F4 17 18 WSTK_F5 WSTK_P14 17 18 WSTK_P15
WSTK_F6 19 20 WSTK_F7 WSTK_P16 19 20 WSTK_P17
WSTK_F8 21 22 WSTK_F9 WSTK_P18 21 22 WSTK_P19
WSTK_F10 23 24 WSTK_F11 WSTK_P20 23 24 WSTK_P21
WSTK_F12 25 26 WSTK_F13 WSTK_P22 25 26 WSTK_P23
WSTK_F14 27 28 WSTK_F15 WSTK_P24 27 28 WSTK_P25
WSTK_F16 29 30 WSTK_F17 WSTK_P26 29 30 WSTK_P27
WSTK_F18 31 32 WSTK_F19 WSTK_P28 31 32 WSTK_P29
WSTK_F20 33 34 WSTK_F21 WSTK_P30 33 34 WSTK_P31
35 36 WSTK_P32 35 36 WSTK_P33
USB_VBUS 37 38 USB_VREG WSTK_P34 37 38 WSTK_P35
39 40 39 40

GND
WSTK_F[21..0] GND

BOARD_ID_SCL
BOARD_ID_SDA
C C

WSTK Power Decoupling Board Identification Test Points

TPJ1 TP_DBG_TMS_SWDIO
TPJ5 TP_VCOM_TX_MOSI
VMCU_IN VMCU 3V3 TPJ2 TP_DBG_TCK_SWCLK
R201 3V3 TPJ6 TP_VCOM_RX_MISO
0R TPJ3 TP_DBG_TDO_SWO
U200A TPJ7 TP_VCOM_CTS_SCLK
BOARD_ID_SDA 5 TPJ4 TP_DBG_TDI
C201 C203 C205 6 SDA R200 TPJ8
BOARD_ID_SCL SCL TP_VCOM_RTS_CS
NM 10K TPJ17 TP_DBG_RESET
100N 100N 10U 1
2 A0
B
3V3 3 A1 7 B
A2 WP BOARD_ID_WP
GND M24C02 R216
R214 0R VMCU 3V3 5V
0R NM
NM
TPJ11 TPJ14 BOARD_ID_SCL
GND
R215 TPJ9 TPJ15 BOARD_ID_SDA
0R
TPJ10 TPJ16 BOARD_ID_WP
TPJ12
RGB LED VMCU 3V3 TPJ18
GND U200B TPJ13
8 TPJ19
VCC
1

LED100
C200 TPJ20
RGB 4 VDCDC
GND
VSS 100N
M24C02
TP200
R G B GND GND

Schematic Title
2

A R207 A
LED_R
8K2
EFR32ZG13 915 MHz 20 dBm Radio Board
R208 Page Title
LED_G
5K6 Designed: Approved: WSTK Connectors & Board ID
R209 TAB JSH
LED_B Document number Revision
Size BOM Doc No:
4K7
A3 <Cage Code> BRD4209A A00
Design Created Date: Sheet Created Date Sheet Modified Date Sheet
Friday, November 03, 2017 Friday, November 03, 2017 Tuesday, January 26, 2021 4 of 4
5 4 3 2 1

You might also like