DIairRL LOGIC CIRGUIrS

PTC p
(oNVERTER
Acp ts EXCESS THREE Co0E

Bo BCD
To
EXESS 3
BD
0-9
TRUTH TABLE
8CD

Bs B o t3 3

D
-

D
1
4

66.(5,4,%,)

12

1 D
 kpAPrE,
BB.
Do 01

)
2

4
4 6

K
2
lo
10

E, B, 6, B,Bo + BBo
BBo

'4
4

13 2 13

X
1

Er2 Ba2 B, Bo t By Bot &B|

LOGIG DIAGRAM

B B B Bo

Eo
 kMPF(A,B,C,D) EmC ojl, 35, 6,7, 10, 3,!4,
is)
A8

BC+ A(D
F= Ac+ ABD tBD t

(4,5,),-plant
PLA
contans

AB

TABLE,
t PRO (nAn
P2oDcT FARLE
stERM A

AB
 Lo(1e AsLE

A9. Doms bit biresy

N OF SATE - N
Wera N= 8 ,ie tooo

351
do 3 FF kaalel
DIAGeAM'
STATE

Q|8(-9| T

STATE TARE

KMAP- To
K-MAP
 4

1o ,

FoR Tk FF
VHDL

/at)
 8(t+D

Liboyiee

pat ( J,k, de in tbt

a

then
 end

end pros
end FF)

Andye

X
STATE TASCE Teo ,a(ttn

A A(M)

STE D)AGGRAM