Professional Documents
Culture Documents
1j15fx IRFR4615
1j15fx IRFR4615
IRFU4615PbF
HEXFET® Power MOSFET
Applications
D
VDSS 150V
l High Efficiency Synchronous Rectification in SMPS RDS(on) typ. 34m:
42m:
l Uninterruptible Power Supply
l High Speed Power Switching
G max.
l Hard Switched and High Frequency Circuits
S
ID 33A
D D
Benefits
l Improved Gate, Avalanche and Dynamic dV/dt S
S D
Ruggedness G G
l Fully Characterized Capacitance and Avalanche
DPak IPAK
SOA IRFR4615PbF IRFU4615PbF
l Enhanced body diode dV/dt and dI/dt Capability
l Lead-Free
G D S
Gate Drain Source
Thermal Resistance
Symbol Parameter Typ. Max. Units
RθJC Junction-to-Casej ––– 1.045
RθJA Junction-to-Ambient (PCB Mount) i ––– 50 °C/W
RθJA Junction-to-Ambient ––– 110
––– ––– 33
(Body Diode) showing the
A
ISM Pulsed Source Current integral reverse G
VSD Diode Forward Voltage ––– ––– 1.3 V TJ = 25°C, IS = 21A, VGS = 0V f
trr Reverse Recovery Time ––– 70 ––– TJ = 25°C VR = 100V,
ns
––– 83 ––– T = 125°C IF = 21A
f
J
Qrr Reverse Recovery Charge ––– 177 ––– TJ = 25°C di/dt = 100A/μs
nC
––– 247 ––– TJ = 125°C
IRRM Reverse Recovery Current ––– 4.9 ––– A TJ = 25°C
ton Forward Turn-On Time Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)
1000 1000
VGS VGS
TOP 15V TOP 15V
12V 12V
10V 10V
100
8.0V 8.0V
7.0V
100 7.0V
6.0V 6.0V
5.5V 5.5V
BOTTOM 5.0V BOTTOM 5.0V
10
10
5.0V
1
1
5.0V
0.1
≤60μs PULSE WIDTH ≤60μs PULSE WIDTH
Tj = 25°C Tj = 175°C
0.01 0.1
0.1 1 10 100 0.1 1 10 100
V DS, Drain-to-Source Voltage (V) V DS, Drain-to-Source Voltage (V)
2.5
100
TJ = 175°C
2.0
(Normalized)
TJ = 25°C
10
1.5
1
1.0
VDS = 50V
≤60μs PULSE WIDTH
0.1 0.5
2 4 6 8 10 12 14 16 -60 -40 -20 0 20 40 60 80 100120140160180
100000 14.0
VGS = 0V, f = 1 MHZ
C iss = C gs + C gd, C ds SHORTED ID= 21A
C rss = C gd 12.0
VGS, Gate-to-Source Voltage (V)
VDS= 30V
Ciss 8.0
1000
Coss 6.0
Crss 4.0
100
2.0
10 0.0
1 10 100 1000 0 5 10 15 20 25 30 35
VDS, Drain-to-Source Voltage (V) QG, Total Gate Charge (nC)
Fig 5. Typical Capacitance vs. Drain-to-Source Voltage Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage
1000 1000
OPERATION IN THIS AREA
LIMITED BY R DS(on)
100
100μsec
100
1msec
T J = 175°C 10
10msec
T J = 25°C
10 DC
1
Tc = 25°C
Tj = 175°C
VGS = 0V Single Pulse
1.0 0.1
0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1 10 100 1000
VSD, Source-to-Drain Voltage (V) VDS, Drain-to-Source Voltage (V)
180
30
ID, Drain Current (A)
175
25
170
20 165
15 160
155
10
150
5
145
0 140
25 50 75 100 125 150 175 -60 -40 -20 0 20 40 60 80 100120140160180
T C , Case Temperature (°C) T J , Temperature ( °C )
Fig 9. Maximum Drain Current vs. Fig 10. Drain-to-Source Breakdown Voltage
Case Temperature
3.0 500
EAS , Single Pulse Avalanche Energy (mJ)
ID
450
2.5 TOP 2.8A
400 5.3A
350 BOTTOM 21A
2.0
Energy (μJ)
300
1.5 250
200
1.0
150
0.5 100
50
0.0 0
-20 0 20 40 60 80 100 120 140 160 25 50 75 100 125 150 175
Fig 11. Typical COSS Stored Energy Fig 12. Maximum Avalanche Energy vs. DrainCurrent
4 www.irf.com © 2013 International Rectifier May 16, 2013
IRFR/U4615PbF
10
1
D = 0.50
0.20
0.10 R1 R2 R3 R4 Ri (°C/W) τi (sec)
0.1 R1 R2 R3 R4
τJ 0.02324 0.000008
0.05 τJ
τC
τ
0.02 τ1 τ2
0.26212 0.000106
τ1 τ3 τ4
τ2 τ3 τ4
0.01 0.50102 0.001115
0.01 Ci= τi/Ri
Ci i/Ri
0.25880 0.005407
Notes:
SINGLE PULSE
1. Duty Factor D = t1/t2
( THERMAL RESPONSE )
2. Peak Tj = P dm x Zthjc + Tc
0.001
1E-006 1E-005 0.0001 0.001 0.01 0.1
t1 , Rectangular Pulse Duration (sec)
100
Duty Cycle = Single Pulse Allowed avalanche Current vs avalanche
pulsewidth, tav, assuming ΔTj = 150°C and
Tstart =25°C (Single Pulse)
Avalanche Current (A)
0.01
10
0.05
0.10
6.0 30
IF = 14A
5.5
VGS(th) , Gate threshold Voltage (V)
25 V R = 100V
5.0
TJ = 25°C
4.5 TJ = 125°C
20
4.0
IRRM (A)
3.5 15
ID = 100μA
3.0 ID = 250uA
ID = 1.0mA 10
2.5
ID = 1.0A
2.0
5
1.5
1.0 0
-75 -50 -25 0 25 50 75 100 125 150 175 0 200 400 600 800 1000
T J , Temperature ( °C ) diF /dt (A/μs)
Fig 16. Threshold Voltage vs. Temperature Fig. 17 - Typical Recovery Current vs. dif/dt
35 800
IF = 21A IF = 14A
30 V R = 100V 700 V R = 100V
TJ = 25°C TJ = 25°C
25 TJ = 125°C 600 TJ = 125°C
IRRM (A)
20 500
QRR (A)
15 400
10 300
5 200
0 100
0 200 400 600 800 1000 0 200 400 600 800 1000
diF /dt (A/μs) diF /dt (A/μs)
Fig. 18 - Typical Recovery Current vs. dif/dt Fig. 19 - Typical Stored Charge vs. dif/dt
1000
IF = 21A
900
V R = 100V
800 TJ = 25°C
TJ = 125°C
700
QRR (A)
600
500
400
300
200
100
0 200 400 600 800 1000
diF /dt (A/μs)
VGS=10V *
Circuit Layout Considerations
• Low Stray Inductance
• Ground Plane
- • Low Leakage Inductance D.U.T. ISD Waveform
Current Transformer
+
Reverse
Recovery Body Diode Forward
-
+ Current Current
- di/dt
D.U.T. VDS Waveform
Diode Recovery
dv/dt
VDD
Ripple ≤ 5% ISD
V(BR)DSS
15V
tp
L DRIVER
VDS
RG D.U.T +
V
- DD
IAS A
VGS
20V
tp 0.01Ω
I AS
Fig 22a. Unclamped Inductive Test Circuit Fig 22b. Unclamped Inductive Waveforms
RD
VDS VDS
VGS
90%
D.U.T.
RG
+
- VDD
V10V
GS 10%
Pulse Width ≤ 1 µs VGS
Duty Factor ≤ 0.1 %
td(on) tr t d(off) tf
Fig 23a. Switching Time Test Circuit Fig 23b. Switching Time Waveforms
Current Regulator Id
Same Type as D.U.T. Vds
Vgs
50KΩ
12V .2μF
.3μF
+
V
D.U.T. - DS
Vgs(th)
VGS
3mA
IG ID
Current Sampling Resistors Qgs1 Qgs2 Qgd Qgodr
Fig 24a. Gate Charge Test Circuit Fig 24b. Gate Charge Waveform
7 www.irf.com © 2013 International Rectifier May 16, 2013
IRFR/U4615PbF
PART NUMBER
INT ERNAT IONAL
OR RECT IFIER IRFR120
DAT E CODE
P = DES IGNAT ES LEAD-FREE
LOGO PRODUCT (OPTIONAL)
12 34
P = DES IGNAT ES LEAD-FREE
PRODUCT QUALIFIED T O THE
AS S EMBLY
CONS UMER LEVEL (OPTIONAL)
LOT CODE
YEAR 1 = 2001
WEEK 16
A = ASS EMBLY S ITE CODE
Note: For the most current drawing please refer to IR website at http://www.irf.com/package/
8 www.irf.com © 2013 International Rectifier May 16, 2013
IRFR/U4615PbF
OR
PART NUMBER
INTERNAT IONAL
RECTIFIER IRFU120 DATE CODE
LOGO P = DESIGNAT ES LEAD-FREE
56 78 PRODUCT (OPT IONAL)
YEAR 1 = 2001
ASS EMBLY
LOT CODE WEEK 19
A = ASS EMBLY S IT E CODE
Note: For the most current drawing please refer to IR website at http://www.irf.com/package/
TR TRR TRL
NOTES :
1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS ( INCHES ).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.
13 INCH
16 mm
NOTES :
1. OUTLINE CONFORMS TO EIA-481.
Note: For the most current drawing please refer to IR website at http://www.irf.com/package/
†
Qualification Information
Industrial
Qualification level
(per JEDEC JESD47F†† guidelines)
MSL1
D-PAK
Moisture Sensitivity Level (per JEDEC J-STD-020D††)
I-PAK Not applicable
Notes:
Repetitive rating; pulse width limited by max. junction Coss eff. (TR) is a fixed capacitance that gives the same charging time
temperature. as Coss while VDS is rising from 0 to 80% VDSS.
Limited by TJmax, starting TJ = 25°C, L = 0.51mH Coss eff. (ER) is a fixed capacitance that gives the same energy as
RG = 25Ω, IAS = 21A, VGS =10V. Part not recommended for use Coss while VDS is rising from 0 to 80% VDSS.
above this value . When mounted on 1" square PCB (FR-4 or G-10 Material). For recom
ISD ≤ 21A, di/dt ≤ 549A/μs, VDD ≤ V(BR)DSS, TJ ≤ 175°C. mended footprint and soldering techniques refer to application
note #AN-994
Pulse width ≤ 400μs; duty cycle ≤ 2%.
Rθ is measured at TJ approximately 90°C
Revision History
Date Comments
•Updated datasheet to new IR corporate formatting template
5/16/2013
•Updated Orderable part number from "IRFR4615TRPbF" to "IRFR4615TRLPbF", on page 1