Created by afefhrbdf

assign verilog