Objectives

Understand the design environment and flow Learn how to run CADENCE tool Learn how to manage your design Learn how to create your schematic design Learn how to run simulation (HSPICE) Learn how to create your layout design Learn how to do design verification (DRC & LVS) Hierarchical design

EE372

Design Flow

Schematic Design

Device models (MOSFET, BJT, Diodes, etc.)

Netlist

Circuit Simulation (HSPICE)

Layout Design

DRC & LVS

Technology File

EE372

Command Interpreter Window (CIW)

Starting the tool
icfb - all features are available layoutPlus - layout editor, DRC and LVS layout - layout editor only icms - schematic design only

Menu banner Output field

Input field

Mouse button cues

EE372

Library Manager
Tools > Library manager (in CIW)
Create new library, cell or view Copy library, cell or view Delete library, cell or view

Library
Top name of your project

Cell
Blocks consist in your project

View
Properties of cell (layout, schematic, etc.)

EE372

Create A New Library

File > New > Library (in LM)
Type in your library name

Type in your library path

EE372

Create A New Schematic CellView

File > New > Cell View
Type in cell name

Choose the type of cell (view name)

Composer - Schematic: Schematic design editor Composer - Symbol: Symbolic design editor Virtuoso: Layout design editor

EE372

Schematic Editor - Overview

Check and save Save Zoom in Zoom out Stretch Copy Delete Undo Property Component Wire(Narrow) Wire(Wide) Wire name Pin Command Option Repete

Mouse button cues

7 EE372

Add Component

Modify direction

Array instances

EE372

Wire & Pin

Left click the start terminal and left click the end terminal You can change the routing method by right button click Fanout-4 node causes the warning message
Pin name

Pin type
9 EE372

Change Properties
Only current All selected All * You can choose multiple instances by pressing the shift key

Component property filed

10

EE372

Create Symbol
Design > Create CellView > From CellView

11

EE372

Customizing Your Symbol

Line Drawing

Box Drawing

Selection Box
12 EE372

Netlist Generation
Tools > Simulation > Other (in Composer) Simulation > Initialize (in Composer) Choose run directory Simulation > Options (in Composer)

13

EE372

Netlist Generation (2)

Simulation > Netlist/Simulate (in Composer)

Choose HSPICE

Uncheck simulate

14

EE372

Netlist File
$**************************************************************************** $ HSPICE Netlist: $ $ Block: inv $ Netlist Time: Sep 26 23:28:06 1999 $****************************************************************************

$**************************************************************************** $ GLOBAL Net Declarations $**************************************************************************** .global gnd vdd

Delete

$**************************************************************************** $ MODEL Declarations $**************************************************************************** .model nmos nmos level=2 vto=0.7 gamma=0.2 kp=3e-05 lambda=0.02 tox=6e-07 .model pmos pmos level=2 vto=-0.7 gamma=0.4 kp=1.5e-05 lambda=0.03 tox=6e-07

$**************************************************************************** $ Main Circuit Netlist: $ $ Block: inv $ Last Time Saved: Sep 26 23:23:17 1999 $**************************************************************************** mxp0 vdd in out vdd p w=5u l=0.8u mxn0 out in gnd gnd n w=2u l=0.8u EE372

15

Create Simulation Files

* First line must be remark .inc your_netlist .lib your_library .option post * stimuli or signal sources vxx node1 node2 type ... ixx node1 node2 type ... * simulation cards .dc .tran .ac * do not forget me .end

hspice sample.spi Run awaves (graphical result viewer) Load the following results
sample.tr# (transient results) sample.ac# (ac analysis results) sample.sw# (dc analysis results)

sample.spi

16

EE372

Create A New Layout Design

Create A New CellView with Virtuoso
Layer Select Window (LSW)

Save Fit Zoom in Zoom out Stretch Copy Move Delete Undo Property Instance Path Polygon Label Rectangle Ruler

17

EE372

Attach Technology Library

Technology File > Attach (in CIW)

Your Library

Technology library to be attached

Check the LSW after technology file attachment

18

EE372

Drawing
Rectangle
Select layer Click start corner and click end corner

Stretch
Select the outline to be stretched and click Click end point

19

EE372

Drawing
Copy and Move
Select layer(s) by click and drag
Orthogonal Diagonal Any angle Horizontal Vertical

Copy to Array

...
select place Horizontal pitch Vertical pitch
20 EE372

...

Drawing
Path (Signal Routing) Pin (terminal)
Select layer first

Name here

Same as schematic pin type

21

EE372

Layer Select Window (LSW)

NV - All Visible
select a layer to be left click AV refresh design window

AV - All Visible NS - Not Selectable

select a layer to be selected click AV all other layer will not be selected

AS - All Selectable

Individual layer can be NS by right click Individual NV layer can be visible by left click

22

EE372

Customizing Your Environment

Design > Options > Display

23

EE372

Customizing Your Environment

Design > Options > Editor

24

EE372