Professional Documents
Culture Documents
Final
Final
Final
4/21/2013 8:14 AM
Contains:
Introduction
4/21/2013 8:14 AM
INTRODUCTION
The processor or Central Processing Unit (CPU) is
the heart of the computer. In computer architecture, 16-bit integers, memory addresses, or other data units are those that are at most 16 bits (2 octets) wide. Also, 16-bit CPU and ALU architectures are those that are based on registers, address buses, or data buses of that size. 4Processors are divided into 3 categories: 8-bit, 16-bit and 32-bit processor(performance, cost, power and programmability). 8bit processors: 32 bit
4/21/2013 8:14 AM
Contd..
4/21/2013 8:14 AM
4/21/2013 8:14 AM
4/21/2013 8:14 AM
4/21/2013 8:14 AM
Literature survey
1st single chip microprocessor was the 4bit device.
in 1970s-motorola-68000.
4/21/2013 8:14 AM
Contd.
The advance of Moores law has completely
outmoded 4-bit microcontrollers in favour of 8-bit processors that are far easier to program, which shortens time to market.
16-bit processors that first appeared in the late
were still mostly limited to the same 64kbyte VTU-RC UNITED TECHNOLOGIES LTD programming models. available in the 8-bit 4/21/2013 8:14 AM
product to market on time, on budget, with all the desired features, and for the lowest cost. Large memor requires large memory.
10
4/21/2013 8:14 AM
Above two are counterbalanced by limited memory and register addressing. All major 32-bit processors now have 16-bit subsets of their instruction sets to reduce the instruction-memory footprint. Ex: Tensilicas 32-bit processors employ a 24/16bit instruction set. Despite claims that 16-bit processors require only half as much silicon as 32-bit processors.
11 VTU-RC UNITED TECHNOLOGIES LTD 4/21/2013 8:14 AM
or dsPIC microcontroller
Power supply LCD Interface-
12
4/21/2013 8:14 AM
13
4/21/2013 8:14 AM
Conclusion
We have to test our processor architecture by running
addition,subtraction, booth multiplication, and restoring division programs created using Xilinx Software. Simulation has to be carried out. We have to compare the simulated output results with the expected results. From synthesis report, the minimum clock period(upto 550MHz) that can be achieved in this proposed architecture has to be noted down. All units have to be tested to verify their functionality. Finally, the performance of the processor has to be tested for addition, subtraction, booth multiplication, and restoring division programs to verify their functionality.
4/21/2013 8:14 AM
14
Future enhancement
In order to obtain a more sophisticated
architecture we can add some advanced techniques like: -pipelining -interrupt handler and -input/output controllers. Design of systems like : -Real-time communication system -Intelligent control and -Biometric systems
15 VTU-RC UNITED TECHNOLOGIES LTD 4/21/2013 8:14 AM
References
[1] J.L. Hennessy, D.A.Patterson, Computer Architecture: A Quantitative
[3] J.F. Wakerly, Digital Design: Principles and Practices, Third Edition,
Prentice-Hall, 2000.
[4] A. S. Tanenbaum, Structured Computer Organization, Fourth Edition,
Prentice-Hall, 2000.
[5] Yatin Trivedi and others, Verilog HDL, IC, 2000.
16 VTU-RC UNITED TECHNOLOGIES LTD
4/21/2013 8:14 AM
S.Spangler,
Melaku, Vladimir Pentkovski, Architecture of a 3D Software Stack for Peak Pentium III Processor Performance, Intel Technology Journal, Q2, 1999.
17 VTU-RC UNITED TECHNOLOGIES LTD 4/21/2013 8:14 AM
Thank You
18
4/21/2013 8:14 AM