Scribd Logo
Upload

Welcome to Scribd!

  • Successive Approximation Converters: Ankit Aurag 12116009

    Uploaded by

    Ankit Anurag
    9 views7 pages
    The document discusses successive approximation analog-to-digital converters (ADCs). It describes how SAR-ADCs work by using a binary search algorithm to successively approximate an input voltage by comparing it to reference levels generated by an internal digital-to-analog converter (DAC). The document also briefly explains charge-redistribution ADCs, which perform sampling, holding, and bit cycling using a switched-capacitor circuit to minimize the error between the input and DAC output within 1 least significant bit.

    Original Description:

    sar adc presentaion

    Original Title

    SDGSIR

    Copyright

    © © All Rights Reserved

    Available Formats

    PPTX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    The document discusses successive approximation analog-to-digital converters (ADCs). It describes how SAR-ADCs work by using a binary search algorithm to successively approximate an input voltage by comparing it to reference levels generated by an internal digital-to-analog converter (DAC). The document also briefly explains charge-redistribution ADCs, which perform sampling, holding, and bit cycling using a switched-capacitor circuit to minimize the error between the input and DAC output within 1 least significant bit.

    Copyright:

    © All Rights Reserved
    Download as PPTX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pptx, pdf, or txt
    9 views7 pages

    Successive Approximation Converters: Ankit Aurag 12116009

    Uploaded by

    Ankit Anurag
    The document discusses successive approximation analog-to-digital converters (ADCs). It describes how SAR-ADCs work by using a binary search algorithm to successively approximate an input voltage by comparing it to reference levels generated by an internal digital-to-analog converter (DAC). The document also briefly explains charge-redistribution ADCs, which perform sampling, holding, and bit cycling using a switched-capacitor circuit to minimize the error between the input and DAC output within 1 least significant bit.

    Copyright:

    © All Rights Reserved
    Download as PPTX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pptx, pdf, or txt
    of 7

    Successive Approximation Converters

    Ankit Aurag
    12116009
    SAR- ADCs

    Most popular approach for ADC design

    Quick conversion time or high accuracy

    Low power consumption

    Modest circuit complexity


    Architecture
    Algorithm
    DAC value

    Vin
    100
    0

    110 Y Vin > N 010


    0 DAC 0

    111 101 011 001


    0 0 0 0

    111 110 101 100 011 010 001 000 Bout


    1 1 1 1 1 1 1 1
    Charge-redistribution A/D converter

    Instead of using separate S/H circuit and A/D converter we can use
    one single unit

    We compare D/A output with input and try to minimize this error
    within 1 LSB.

    Switched-Capacitor circuit is used.

    Done in 3 Steps

    Sample mode

    Holde mode

    Bit cycling
    Switch-capacitor charge-redistribution

    Sample
    Mode

    Hold
    Mode
    Charge-redistribution

    Bit Cycling

    You might also like