Professional Documents
Culture Documents
Workshop Notes ECE
Workshop Notes ECE
WORKSHOP
ECESOC
OVERVIEW
• Introduction
• Comparison of Analog and Digital Electronics
• Benefits of Digital over Analog
• Digital Circuits
• Logic Function and Truth Table
• Logic Gates
• Basic Theorems and Properties on Boolean Algebra
• Simplification of Boolean Functions
• Minterms and Maxterms
• Truth Table Notation
• Karnaugh Maps
What is Digital Electronics??
• Digital Electronics is that branch of electronics
which deals with the digital signals to perform
various tasks and meet various requirements
• It is based upon the digital design methodologies
and consists of digital circuits, IC’s and logic gates
• In digital electronics, signals are represented by
discrete bands of analog levels, rather than by a
continuous range, i.e., it uses only binary digits,
either ‘0’ or ‘1’
Comparison of Analog and Digital Electronics
Analog Electronics Digital Electronics
• It has usually larger • It has smaller integrated
circuits and occupies circuits and occupies lesser
more area area
• Analog measuring • Digital measuring
instruments are less Instruments are more
accurate, chances of accurate, and there is no
misreading are more case of misreading it
• Analog systems are • Digital systems have the
usually slow in ability to work faster than
computation and analog equivalents, and can
performance operate at high frequencies
too
Benefits of Digital over Analog
• Reproducibility
• Not affected by noise
• Ease of design and storage
• Data Protection
• Programmable
• Speed
• Economy
• Accuracy
Digital Circuits
• A digital circuit is often constructed from small
electronic circuits called logic gates that can be
used to create combinational logic. Each logic
gate represents a function of boolean logic
• A logic gate is an arrangement of electrically
controlled switches, better known as transistors
• The output of a logic gate is an electrical flow or
voltage that can in turn, control more logic gates
• Integrated circuits are the least expensive way to
make logic gates in large volumes
Logic Function and Truth Table
• A logic function f(A1,A2,...,An), where A1,A2,...,An are
logic variables that can take T/F values, is one which
has either T or F values as its output depending on the
input combination of its T/F values
• Any logic function can be represented by a
combination of AND, OR and NOT operators on the
input variables
• Any logic function can also be represented by a Truth
Table
• A truth table is a tabular representation of a logic
function where the output value is indicated for each
input T/F combination
• Boolean Logic : T is represented by 1 and F is
represented by 0
• Truth table for AND in T/F logic Truth table for AND in 1/0 logic
0 1 Y’ Y
0 x’y’ x’y X’ x’y’ x’y
X
1 xy’ xy X xy’ xy
Karnaugh-Maps
Simplification
• Imagine a two-variable sum of minterms:
x’y’ + x’y
• Both of these minterms appear in the top row of a
Karnaugh map, which
means that they both contain the literal x’
Y
x’y’ x’y
X xy’ xy
Y Y
x’y’z’ x’y’z x’yz x’yz’ m0 m1 m3 m2
X xy’z’ xy’z xyz xyz’ X m4 m5 m7 m6
Z Z
Karnaugh-Maps
K-map from truth table
• We can fill in the K-map directly from a truth table
– The output in row i of the table goes into square mi of the K-map
– Remember that the rightmost columns of the K-map are “switched”
Y
x y z f(x,y,z) m0 m1 m3 m2
0 0 0 0 X m4 m5 m7 m6
0 0 1 1 Z
0 1 0 0
0 1 1 0
Y
0 1 0 0
X 0 1 1 1
Z
1 0 0 0
1 0 1 1
1 1 0 1
1 1 1 1
Karnaugh-Maps
• You can find the minimal SoP expression
– Each rectangle corresponds to one product term
– The product is determined by finding the common literals in
that rectangle
Y
0 1 0 0
X 0 1 1 1
Z
Y
x’y’z’ x’y’z x’yz x’yz’
X xy’z’ xy’z xyz xyz’
Z
F(x,y,z)= y’z + xy
Karnaugh-Maps
Grouping the minterms together
– Make rectangles around groups of one, two, four or eight 1s
– All of the 1s in the map should be included in at least one
rectangle
– Do not include any of the 0s
– Each group corresponds to one product term
Y
0 1 0 0
X 0 1 1 1
Z
Karnaugh-Maps
Y Y
0 1 0 1 0 1 0 1
X 0 1 1 1 X 0 1 1 1
Z Z
y’z + yz’ + xy y’z + yz’ + xz
Y Y
w’x’y’z’ w’x’y’z w’x’yz w’x’yz’ m0 m1 m3 m2
w’xy’z’ w’xy’z w’xyz w’xyz’ m4 m5 m7 m6
X X
wxy’z’ wxy’z wxyz wxyz’ m12 m13 m15 m14
W W
wx’y’z’ wx’y’z wx’yz wx’yz’ m8 m9 m11 m10
Z Z
Karnaugh-Maps
Example: Simplify m0+m2+m5+m8+m10+m13
• The expression is already a sum of minterms, so here’s the K-map:
Y Y
1 0 0 1 m0 m1 m3 m2
0 1 0 0 m4 m5 m7 m6
X X
0 1 0 0 m12 m13 m15 m14
W W
1 0 0 1 m8 m9 m11 m10
Z Z
• We can make the following groups, resulting in the MSP x’z’ + xy’z
Y Y
1 0 0 1 w’x’y’z’ w’x’y’z w’x’yz w’x’yz’
0 1 0 0 w’xy’z’ w’xy’z w’xyz w’xyz’
X X
0 1 0 0 wxy’z’ wxy’z wxyz wxyz’
W W
1 0 0 1 wx’y’z’ wx’y’z wx’yz wx’yz’
Z Z
Karnaugh-Maps
POS Optimization
yz
00 01 11 10
F(W,X,Y,Z)= Y . (X + Z)
yz
00 01 11 10
0 0 0 1 0
x
0 0 1 1
1
Karnaugh-Maps
F(W,X,Y,Z)= Σm(0,1,2,5,8,9,10)
= ∏ M(3,4,6,7,11,12,13,14,15)
0 0 0 Or,
F(W,X,Y,Z)= ∏ M(0,2,3,4,5,6)
= Σm(1,7,8,9,10,11,12,13,14,15)
1
F(W,X,Y,Z)= W + XYZ + X’Y’Z
1
1 1 1 1
1 1 1 1
Karnaugh-Maps
Don’t Care Conditions
• You don’t always need all 2n input combinations in an n-variable function