Scribd Logo
Upload

Welcome to Scribd!

  • All Digital Phase Locked Loop

    Uploaded by

    Shyam
    6 views9 pages
    The document describes an all digital phase locked loop (ADPLL) circuit. It contains a high frequency input, a low frequency signal to track, and an output signal that is the tracked version of the low frequency input. It works by dividing the high frequency input by a variable number N and a fixed number M to generate the output frequency, which locks onto the input frequency when their ratio equals N'M. The circuit uses components like a phase detector, loop filter, and digital controlled oscillator. Its operation and locking behavior are demonstrated through diagrams and waveforms. The ADPLL was designed, implemented in Verilog HDL, and simulated using Xilinx Vivado.

    Original Description:

    ADPLL PPT made by ME

    Copyright

    © © All Rights Reserved

    Available Formats

    PPTX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    The document describes an all digital phase locked loop (ADPLL) circuit. It contains a high frequency input, a low frequency signal to track, and an output signal that is the tracked version of the low frequency input. It works by dividing the high frequency input by a variable number N and a fixed number M to generate the output frequency, which locks onto the input frequency when their ratio equals N'M. The circuit uses components like a phase detector, loop filter, and digital controlled oscillator. Its operation and locking behavior are demonstrated through diagrams and waveforms. The ADPLL was designed, implemented in Verilog HDL, and simulated using Xilinx Vivado.

    Copyright:

    © All Rights Reserved
    Download as PPTX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pptx, pdf, or txt
    6 views9 pages

    All Digital Phase Locked Loop

    Uploaded by

    Shyam
    The document describes an all digital phase locked loop (ADPLL) circuit. It contains a high frequency input, a low frequency signal to track, and an output signal that is the tracked version of the low frequency input. It works by dividing the high frequency input by a variable number N and a fixed number M to generate the output frequency, which locks onto the input frequency when their ratio equals N'M. The circuit uses components like a phase detector, loop filter, and digital controlled oscillator. Its operation and locking behavior are demonstrated through diagrams and waveforms. The ADPLL was designed, implemented in Verilog HDL, and simulated using Xilinx Vivado.

    Copyright:

    © All Rights Reserved
    Download as PPTX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pptx, pdf, or txt
    of 9

    All Digital Phase Locked

    Loop
    DONE BY,
    SHIVANSH PATHAK
    & P SHYAM
    U1 = Fin

    ADPLL Basic Block Diagram

    Fin Fc
    All Digital Phase Locked
    Loop

    Fout
    Output Frequency

    Fout = Fc/(N*M)

     Fc – High Frequency input


     Fin – Low Frequency Signal to be tracked
     Fout – Output Signal (Tracked version of Fin)
     N variable M Fixed
    So when is PLL Locked ?

    Fout = Fc /(N’*M) = Fin

     N’ is the value of N at which PLL is said to be locked


    N-BIT

    MONOFLO PHASE
    P CIRCUIT DETECTOR
    Fin AND LOOP
    PULSE GENERATION
    CIRCUIT
    FILTER

    Detailed Block
    Diagram
    FC

    Fout
    Divide Divide
    By M By N
    Fc
    Counter Counter

    (Fixed) (Variabl
    e)
    DCO
    PLL TRACKING

    Waveforms
    PLL Locked and stable
    RESULT

     ADPLL was designed and implemented.


     Verilog HDL was used for design.
     Simulated the circuit using XILINX VIVADO.
    References

     R.E. Best “Phase Locked Loop Design Simulation and Application”


     IEEE Papers

    You might also like