Parallel Busses

You might also like

Download as ppt, pdf, or txt
Download as ppt, pdf, or txt
You are on page 1of 25

PARALLEL BUSES.

1
CONTENTS

 PARALLE L BUSES.

 MULTI PLEXED BUSES.

 TRISTATE BUSES.

 PARALLEL CONNECTION OF
TRISTATE DRIVERS.
2
PARALLE L BUSES

 As we have seen, digital circuits consist of


various interconnected components.

 Each component performs some operation or


stores data. The interconnections are used to
move data between the components.

3
 especially embedded systems containing
processor cores, parallel connections carry
encoded data from multiple sources to several
alternate destinations.
 Such connection structures, shown
conceptually in Fig. are called buses.
 In the simplest case, a bus is just the collection
of signals carrying the data.
 control remains in a separate control section
that sequences operation of the data sources
and destinations.
4
5
MULTI PLEXED BUSES
 The multiplexer selects the value to drive the bus
signals based on a control signal generated by a
control section.

 If the bus has n data sources, an n-input


multiplexer is required for each bit of the
encoded data transmitted over the bus.

6
FIG. Conceptual
connection structure for a bus.

7
FIG. A DISTRIBUTED MULTIPLEXER
BUS STRUCTURE.

8
 The data signals are connected in a chain going
past all of the sources and then routed to the
destinations.

 Each multiplexer either connects its associated


data source to the chain(when the multiplexer’s
select input is 1) or forwards data from a
preceding source (when the select input is 0).

9
 The advantage of this form of distributed
multiplexer is the reduction in wiring
complexity.

 It is often easier to route a set of signals in a


chain past circuit blocks rather than trying to
connect several data sources to a central hub.

10
 example 8.5 Show how, in an embedded
system using a Gumnut core,the keypad
controller of Example 8.3 and two instances of
the ADC controller of Example 8.4, the
components are interconnected using
distributed multiplexers.

11
 solution The Gumnut core is the single source for the
port address and control signals and for the output
data signals, so no multiplexer is needed for those
signals. The controllers each provide input data and
ack signals, so distributed multiplexers are needed for
them.
 We can decode the port address to derive the
controller strobe signals and multiplexer select
signals. We choose the first ADC controller when the
port address is 0 or 1, the second ADC when the port
address is 2 or 3, and the keypad controller when the
port address is 4. The connections are shown in
Figure 8.21.
12
13
14
TRISTATE BUSES

FIG. Symbol for a


tristate driver.

16
FIG. PARALLEL CONNECTION OF TRISTATE
DRIVERS.

17
 A second solution to avoiding contention on a
bus is to use tristate bus drivers. We said that
the outputs of a tristate driver can be turned off
by placing it in a high-impedance, or hi-Z, state.
The symbol for a tristate driver is shown in Fig.

 When the enable is 1, the driver behaves like


an ordinary output, driving either a low or a
high logic level on the output.

 When the enable is 0, the driver enters the


high-impedance state by turning its output-
stage transistors off. 18
 We can implement a bus with multiple data
sources by using tristate drivers on the
outputs of each data source.
 We use one driver for each bit of encoded
data provided by the source, and connect the
enable inputs of the drivers for a given
source together, as shown in Fig.
 That way, a source either drives a data value
onto the bus, or has all bits in the high
impedance state.
 The control section selects a particular
source to provide data by setting the enable
input of that source’s drivers to 1, and all 19
 One of the main advantages of tristate buses is
the reduction in wiring that they afford.

 For each bit of the encoded data on the bus,


one signal wire is connected between all of the
data sources and destinations

20
FIG. TRISTATE DISABLE
AND ENABLE TIMING.

21
22
tristate buses allow us to trade off significantly
reduced wiring complexity against performance
and design complexity, provided that our
chosen implementation fabric allows tristate
drivers.
 For designs that don’t have stringent
performance requirements, tristate buses can
be a good choice.

 In the case of bus connections between chips


on a printed circuit board, tristate buses are
usually preferred. 23
FIG. A CIRCUIT TO DELAY THE RISING EDGE OF A
BUS ENABLE SIGNAL.

24
25

You might also like