CIRCUIT DESIGN TO Improve SECURITY OF TELECOMMUNICATION DEVICES

You might also like

Download as pptx, pdf, or txt
Download as pptx, pdf, or txt
You are on page 1of 17

CIRCUIT DESIGN TO

IMPROVE SECURITY OF
TELECOMMUNICATION
DEVICES

Presented By:
S.Shivani
15251A1718
CONTENTS
 Introduction of TETRA
 System Model
 Mathematical & Probabilistic
 Circuit Design
 Advantages
 Conclusions
 References
Introduction of TETRA
 TETRA (Terrestrial Trunked Radio) is a
digital standard which is developed by
European telecommunication
standardization institute.

 It is planned for the professional mobile


radio market and consists of private mobile
radio(PMR) system for some organization
such as military, public safety.
 On the other hand TETRA infrastructure and
equipment are quite expensive because of
this most of the organization prefer
reconfigurable equipment to save money.

 Over usage of equipment increases the


probability of damage to the modules.

 If the encryption of the module is somehow


damaged then there is no assurance that
encryption will be done correctly.
System Module
 TETRA handsets, similar to most other
modern voice or data communication
system, use analog to digital converter
circuit after the microphone.

 The digitized message before encryption


is called plaintext.
 If the encryption module is damaged such
that its delay changes while no encryption
is performed then the comparison of the
two streams will fail.

 Hence, we need another solution such that


it enables one to compare two identical
streams that one of them is possibly
delayed.

 This can be done by use of a circuit which


we call a synchronization circuit.
Mathematical and Probabilistic

 Delay of encryption circuit is limited to a


number between 0 to 63 bits.

 We also assume a comparison only on the


first 64 bits of the two streams.

 The clear message and output message of


encryption circuit is enough the choice of 63
and 64 bits is arbitrary and the two numbers
are not related to each other.
 Probability of X bits, of n bits in one bit-
stream being correspondingly(i.e.
identical bit positions in the streams).
Circuit Design
 Synchronization and comparison module is
designed using logic circuits and neutral
networks.

 We design a logic circuit to check


encryption by comparing the first 64 bits of
encryption module output to first 64 bits of
ADC module output.
This circuit works as follow:
1) Assumption: Encryption circuit delay is between 0 to
63 bits.

2) Shift register 1: saving 64 bits of ADC module


output.

3) Counter 128: to stop shift register 1 after 65 clock


pulses.

4) Shift register 2: to synchronize delayed bits(0-63) to


bits of shift register 1 output.

5) XOR and OR: comparing bits of two shift register


outputs.
6. Latch box: to latch and maintain Yequal to 0, if it ever
becomes 0.

7. And 2, 5: for LED that is turned on only after verifying


the encryption.

8. AND 3: To validate the comparison after counter has


counted output 65.

9. AND 4: To suppress the output until confirming the


encryption is performed.

10. AND 6: to stop shift register 2 after realizing not


encrypted message.
Advantages
Conclusions
 TETRA is one of the mobile telecommunication
standards in which security plays an important
role, because attackers may always try to
eavesdrop on the communication.

 One of these attacks is to bypass the encryption


without the knowledge of the legitimate user.

 In this paper we introduced a new circuit to warn


the user in case when the message is not
encrypted because of eavesdropping attacks or
accidental damage.
References
1. Peter stavroulakis, Terrestrial Trunked
Radio- TETRA: A Global security tool,
Springer- Verlag Heidelberg 2007.
2. G. Roelofsen, KPN Research, “TETRA
Security”, Information Security
Technical Report, Vol. 5, No.3(2000)44-
45, Elsevier science Ltd.
THANK YOU.

You might also like