Download as pptx, pdf, or txt
Download as pptx, pdf, or txt
You are on page 1of 26

ECE 351

Verilog HDL
Hierarchy of a design
Example Design
Example Design
Example Design
Example Design
Example Design
Example Design
Verilog Modules
Declaring A Module
Declaring A Module
Declaring A Module
Declaring Ports
Declaring Ports
Example Design
Example Design
Verilog Module Styles
Structural Verilog
Structural Example: Majority
Detector
Structural Example: Majority
Detector
RTL Example: Majority Detector
RTL Example: Majority Detector
Behavioral Example: Majority
Detector
Behavioral Example: Majority
Detector

You might also like