Scribd Logo
Upload

Welcome to Scribd!

  • Digital Logic Design EE (109) : Chapter - 9

    Uploaded by

    Shahood Mustafa
    13 views39 pages
    This document discusses different types of digital logic counters, including asynchronous counters, synchronous counters, up/down synchronous counters, cascaded counters, and applications of counters. It outlines the key components of counters like clear, load, enable, and terminal count outputs. Tables are used to illustrate the counter sequence under different timing conditions.

    Original Description:

    Original Title

    Chp9.ppt

    Copyright

    © © All Rights Reserved

    Available Formats

    PPT, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document discusses different types of digital logic counters, including asynchronous counters, synchronous counters, up/down synchronous counters, cascaded counters, and applications of counters. It outlines the key components of counters like clear, load, enable, and terminal count outputs. Tables are used to illustrate the counter sequence under different timing conditions.

    Copyright:

    © All Rights Reserved
    Download as PPT, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as ppt, pdf, or txt
    13 views39 pages

    Digital Logic Design EE (109) : Chapter - 9

    Uploaded by

    Shahood Mustafa
    This document discusses different types of digital logic counters, including asynchronous counters, synchronous counters, up/down synchronous counters, cascaded counters, and applications of counters. It outlines the key components of counters like clear, load, enable, and terminal count outputs. Tables are used to illustrate the counter sequence under different timing conditions.

    Copyright:

    © All Rights Reserved
    Download as PPT, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as ppt, pdf, or txt
    of 39

    DIGITAL LOGIC DESIGN

    EE(109)
    CHAPTER -9
    Chapter No:9
    Counters
    Outlines
    Asynchronous Counters
    Synchronous Counters
    Up/Down Synchronous Counters
    Design of Synchronous Counters
    Cascaded Counters
    Counter Decoding
    Counter Applications
    CLR => reset all flip flop
    LOAD=> (Preset)At Low all sequence starts
    ENT &ENP => Enable , both
    should be HIGH
    RCO => goes High when counter reaches a Terminal Count (TC=15)
    SR = CLR
    PE = LOAD
    CEP = ENP
    CET = ENT
    From these Timing waveforms, the
    counter sequence is as shown in Table

    You might also like