Scribd Logo
Upload

Welcome to Scribd!

  • Path Base Analysis: BY Mahesh.I Hawkeye Team

    Uploaded by

    srajece
    44 views11 pages
    Path based analysis is a methodology for static timing analysis that takes into account the actual slew for each timing arc along a path. It analyzes timing paths from primary inputs to outputs or registers by traversing timing arcs between gates and pins. Timing arcs define the propagation of signals through logic and have minimum and maximum delay specifications. There are two types of timing arcs: positive unate arcs where a rising/falling input causes a rising/falling output, and negative unate arcs where a rising/falling input causes a falling/rising output.

    Original Description:

    Original Title

    PBA.pptx

    Copyright

    © © All Rights Reserved

    Available Formats

    PPTX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    Path based analysis is a methodology for static timing analysis that takes into account the actual slew for each timing arc along a path. It analyzes timing paths from primary inputs to outputs or registers by traversing timing arcs between gates and pins. Timing arcs define the propagation of signals through logic and have minimum and maximum delay specifications. There are two types of timing arcs: positive unate arcs where a rising/falling input causes a rising/falling output, and negative unate arcs where a rising/falling input causes a falling/rising output.

    Copyright:

    © All Rights Reserved
    Download as PPTX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pptx, pdf, or txt
    44 views11 pages

    Path Base Analysis: BY Mahesh.I Hawkeye Team

    Uploaded by

    srajece
    Path based analysis is a methodology for static timing analysis that takes into account the actual slew for each timing arc along a path. It analyzes timing paths from primary inputs to outputs or registers by traversing timing arcs between gates and pins. Timing arcs define the propagation of signals through logic and have minimum and maximum delay specifications. There are two types of timing arcs: positive unate arcs where a rising/falling input causes a rising/falling output, and negative unate arcs where a rising/falling input causes a falling/rising output.

    Copyright:

    © All Rights Reserved
    Download as PPTX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pptx, pdf, or txt
    of 11

    PATH BASE ANALYSIS

    BY
    MAHESH.I
    HAWKEYE TEAM

    1
    We Can Prove Success Through Quality Service
    Static timing analysis

    The static time analysis has two types of methodologies they are

    1.Path based analysis


    2.Graph based analysis

    Path based analysis:


    ● In Path-based analysis, the tools takes into account the actual slew for the
    arcs encountered while traversing any particular timing path

    2
    We Can Prove Success Through Quality Service
    SLEW
    Slew is the transition time for signal. Transition time for input signal is called
    input slew and for output signal it is called output slew

    3
    We Can Prove Success Through Quality Service
    TIMING ARC
    ● A timing arc defines the propagation of signals through logic gates/nets and
    defines a timing relationship between two related pins

    ● Static timing analysis works on the concept of timing paths. Each path starts
    from either primary input or a register and ends at a primary output or a register

    ● In-between, the path traverses through what are known as timing arcs

    FOR EXAMPLE:

    ● IN Combinational cells like AND, NAND, NOT, full adder cell etc. gates have arcs
    from each input pin to each output pin

    4
    We Can Prove Success Through Quality Service
    ● sequential cells such as flops and latches have arcs from clock pin to output
    pins and data pins

    5
    We Can Prove Success Through Quality Service
    TWO TYPES OF TIMING ARC

    1. positive unate if a rising transition on an input causes the output to rise and a
    falling transition on an input causes the output to fall

    For example, the timing arcs for AND and OR type cells are
    positive unate

    2. A negative unate timing arc is one where a rising transition on an input


    causes the output to have a falling transition and a falling transition on an input
    causes the output to have a rising transition.

    For example, the timing arcs for nand and nor type cells are
    negative unate

    6
    We Can Prove Success Through Quality Service
    MIN DELAY =0.5ns , MAX DELAY =1.5ns
    MIN DELAY =0.2ns , MAX DELAY =1.2ns

    7
    We Can Prove Success Through Quality Service
    8
    We Can Prove Success Through Quality Service
    9
    We Can Prove Success Through Quality Service
    10
    We Can Prove Success Through Quality Service
    THANKYOU

    11
    We Can Prove Success Through Quality Service

    You might also like