Debremarkos University: Bure Campus

You might also like

Download as pptx, pdf, or txt
Download as pptx, pdf, or txt
You are on page 1of 15

DEBREMARKOS UNIVERSITY

BURE CAMPUS
COMPUTER SCIENCE
GROUP ASSIGNMENT
ON MICROPROCESSOR AND ASSEBLY

INSTRUCTOR
DEBALKEW
1.What is the size of data bus…?

• The 8086 has a 16-bit data bus,


• The 8088, however, has an 8-bit data bus, soil can only read
data from or write data to memory and ports 8 bits at a time.
2..How many bits can be read from memory and write
into a memory..? Why..?
• 8086 microprocessor can read data from or write data to memory and ports
either 16 bits or 8 bits at a time.
• Because in 8086 microprocessor has a 16-bit data bus .
3.What is the size of address bus
it can access how many ports..?
• The 8086 has a 20-bit address bus, so it can directly access 220 or
10,48,576 (1Mb) memory locations.
• Each of the 10, 48, 576 memory locations is byte.
• Therefore, a sixteen-bit words are
stored in two consecutive memory locations
• It can support access have to 64k ports.
4. Is 8086 possible to perform bit ? byte.?Word and
block operation..?
The Features of 8086 Microprocessor is possible to perform bit, byte, word
and block operations in 8086.
It performs the arithmetic and logical operations on bit, byte, word and
decimal numbers including multiply and divide.
5, Is 8086 supports multiprogramming..?

• The Intel 8086 supports multiprogramming.


• In multiprogramming, the code for two or more processes is in memory at
the same time and is executed in a time-multiplexed fashion.
6,Discuss the internal block diagrams of 8086 micro
processor…?
Functions of Bus Interface Unit

• The BIU performs all bus operations such as instruction fetching, reading
and writing
operands for memory and calculating the addresses of the memory operands.
• The instruction bytes are transferred to the instruction queue. BIU contains
Instruction queue, Segment registers, Instruction pointer, and Address adder.
• BIU controls the address, data and control buses.
• It provides a full 16 bit bidirectional data bus and 20 bit address bus.
• The bus interface unit is responsible for performing all external bus
operations.
• Instruction fetch, Instruction queuing, Operand fetch and storage, Address
relocation and Bus control are the operations performed by BIU
• The BIU uses a mechanism known as an instruction stream queue to
implement a pipeline architecture
Cont…
Main Functions of Bus Interface Unit
 It sends address of the memory or I/O.
 It fetches instruction from memory.
 It reads data from port/memory.
 It Writes data into port/memory.
 It supports instruction queuing.
 It provides the address relocation facility.
Functions of Execution Unit

• EU executes instructions from the instruction system byte queue.


• Both units operate asynchronously to give the 8086 an overlapping
instruction
fetch and execution mechanism which is called as Pipelining. This
results in efficient
use of the system bus and system performance.
• EU contains Control circuitry, Instruction decoder, ALU, Pointer
and Index register,
Flag register
Cont...
The execution unit of 8086 Internal Architecture tells the BIU from where to
fetch instructions or data , decodes instructions and executes instructions. It
contains :-
• Control Circuitry
• Instruction Decode
• Arithmetic Logic Unit (ALU)
• Flag Register
• General Purpose Registers
• Pointers and Index Registers
7.Discuss about 8086 µp pin…?
Discussion on 8086 µp

• Pin diagram is shows all the signal pins used


by the microprocessor and the sequence of the
signals and their connections. 8085
microprocessor is a 40 pin IC which operate
on 5volt power supply .
• The Microprocessor 8086 is a 16-bit CPU
available in different clock rates and packaged
in a 40 pin DIP or plastic package.
• The 8086 operates in single processor or
multiprocessor configuration to achieve high
performance. The pins serve a particular
function in minimum mode (single processor
mode ) and other function in maximum mode
configuration (multiprocessor mode )
Cont…
• The 8086 signals can be categorized in three groups.
The first are the signal having common functions in
minimum as well as maximum mode.
• The second are the signals which have special
functions for minimum mode
• The third are the signals having special functions for
maximum mode
• DEN
• It stands for Data Enable and is available at pin 26. It is used to enable Trans receiver 8286.
The trans receiver is a device used to separate data from the address/data bus.
• DT/R
• It stands for Data Transmit/Receive signal and is available at pin 27. It decides the direction
of data flow through the trans receiver. When it is high, data is transmitted out and vice-a-
versa.
• M/IO
• This signal is used to distinguish between memory and I/O operations. When it is high, it
indicates I/O operation and when it is low indicates the memory operation. It is available at
pin 28.
• MN/MX
• It stands for Minimum/Maximum and is available at pin 33. It indicates what mode the
processor is to operate in; when it is high, it works in the minimum mode.
• INTA
• It is an interrupt acknowledgement signal and id available at pin 24. When the
microprocessor receives this signal, it acknowledges the interrupt.
• ALE
• It stands for address enable latch and is available at pin 25. A positive pulse is generated
each time the processor begins any operation. This signal indicates the availability of a valid
address on the address/data lines.
GROUP MEMBER
NAME ID
 MESERET MELKAMU TER/242/11
 HABTAMU ASMARE TER/222/11
 BETELIHEM NEGEREW TER/266/12
 MULUGETA WALLE TER/249/11
 METADEL AMOGNE TER/244/11
 SELAMAWITE BEKALU TER/254/11
 HAYMANOT GENANAW TER/224/11

You might also like