Scribd Logo
Upload

Welcome to Scribd!

  • Biasing Circuits of FET

    Uploaded by

    Monica Gunjal
    96 views10 pages
    The document discusses voltage-divider bias circuits for field-effect transistors (FETs). It describes how the voltage-divider bias circuit works by using two resistors, Rg1 and Rg2, to form a potential divider across the drain supply voltage. This divides the voltage and provides the necessary bias voltage at the gate of the FET. The document also provides equations for calculating the quiescent drain current, gate-source voltage, and drain-source voltage of a JFET amplifier using this biasing method.

    Original Description:

    voltage divider bias circuit design using N CHANNEL JFET

    Original Title

    Biasing circuits of FET

    Copyright

    © © All Rights Reserved

    Available Formats

    PPTX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    The document discusses voltage-divider bias circuits for field-effect transistors (FETs). It describes how the voltage-divider bias circuit works by using two resistors, Rg1 and Rg2, to form a potential divider across the drain supply voltage. This divides the voltage and provides the necessary bias voltage at the gate of the FET. The document also provides equations for calculating the quiescent drain current, gate-source voltage, and drain-source voltage of a JFET amplifier using this biasing method.

    Copyright:

    © All Rights Reserved
    Download as PPTX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pptx, pdf, or txt
    96 views10 pages

    Biasing Circuits of FET

    Uploaded by

    Monica Gunjal
    The document discusses voltage-divider bias circuits for field-effect transistors (FETs). It describes how the voltage-divider bias circuit works by using two resistors, Rg1 and Rg2, to form a potential divider across the drain supply voltage. This divides the voltage and provides the necessary bias voltage at the gate of the FET. The document also provides equations for calculating the quiescent drain current, gate-source voltage, and drain-source voltage of a JFET amplifier using this biasing method.

    Copyright:

    © All Rights Reserved
    Download as PPTX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pptx, pdf, or txt
    of 10

    Biasing circuits of FET

    1.     Fixed bias circuits


    2.     Self bias circuits
    3.     Voltage bias circuits
    Voltage -Divider Bias circuits
    Voltage -Divider Bias circuits
    • The resistors RGl and RG2 form a potential divider across drain supply
    VDD.
    • The voltage V2 across RG2 provides the necessary bias.
    • The additional gate resistor RGl from gate to supply voltage facilitates in
    larger adjustment of the dc bias point and permits use of larger valued
    RS.
    • The coupling capacitors are assumed to be open circuit for DC analysis
    Voltage -Divider Bias circuits
    • The gate is reverse biased so that IG = 0 and gate voltage
    VG = (VDD/R G1 + R G2 ) *RG2
    • Applying KVL to the input circuit we get
    VGS= VG – VS = VG - ID RS

    IDQ= IDSS(1- VGS/ VP)2


     
    VDS = VDD – ID (RD + RS)
    • The operating point of a JFET amplifier using the Voltage -Divider Bias is determined by
    IDQ= IDSS(1- VGS/ VP)2
    VDSQ = VDD – ID (RD + RS)
    VGSQ = VG – ID RS
    Voltage -Divider Bias circuits
    • Determine IDQ, VGSQ, VD, VS, VDS, and VDG
    Example 2:
    Example no.3
    Calculate

    You might also like