Download as pptx, pdf, or txt
Download as pptx, pdf, or txt
You are on page 1of 16

Session 8

Register-1
Subject
Register
• Data Buffer Registers
• Controlled Register Buffer
• Shift Register
• Controlled Shift Register
• Register With Serial Output Parallel
Input
Competence
• Know what a register is
• Be able to explain the constituent
components of a register
• Knowing the register grouping based
on the movement of data flow and
working principles of registers
Register

Registers are logical sequences used to store data. In other words, a


register is a circuit composed of one or more flip-flops joined together.

The flip-flop is also known as a 1-bit register. So to store 4 bits of data, the
register must consist of 4 flip-flops.

Apart from being used as data storage, registers are also often used as
counters and number operations.
Register Bufer

The image above shows a buffer register constructed with positive edge-
triggered D flip-flop. The set of bits X determines the filling of the flip-flop.
When the first positive edge of the pulse reaches the flip-flop, the stored
data becomes Q3Q2Q1Q0 = X3X2X1X0.
Register Bufer Terkendali

The figure above shows a controlled buffer register with a high active CLR.
This means that if the CLR is high, all flip-flops are reset and the stored data
becomes Q = 0000. When the CLR returns to the low state, the register is
ready to operate.
Register Bufer Terkendali

LOAD is a control input that determines the operation of the circuit. If


LOAD is low, register contents do not change. If the LOAD is high, with the
arrival of the positive edge of the pulse signal, the X bits are entered and the
stored data becomes Q3Q2Q1Q0 = X3X2X1X0.

When LOAD returns to the low state, the word is stored safely. This means
that the X bit can change without disturbing the stored word.
Register Geser Kiri

The picture above shows a left shift register. Din is the input of the rightmost
flip-flop. Q0 feeds the second flip-flop, Q1 supplies the third flip-flop, etc.
When the positive edge of the next timer signal arrives, the stored bits move
one position to the lefti.
Example

Suppose Din = 1 and Q = 0000. When the positive edge of the first timer
signal enters, the rightmost flip-flop becomes active saving Din and the
stored word becomes Q = 0001.

Now D1 = 1. At the second positive edge, the flip-flop Q1 performs its


function and the register becomes Q = 0011. And so on until it is at the
fourth positive edge Q = 1111.

After that, the stored word will not change as long as Din = 1.
Register Geser Kanan

Each Q output activates the D input of the previous flip-flop. Each time the
rising edge of the pulse signal arrives, the stored bits are shifted one position
to the right.
Register Geser Terkendali

Sebuah register geser terkendali (controlled shift register) mempunyai


masukan-masukan kendali yang mengatur operasi rangkaian pada pulsa pendetak
yang berikutnya.
Kendali SHL

If the SHL is low, the SHL signal is high. This situation makes each flip-flop
output go back into its data input. Therefore, the data is stored on each flip-
flop when the pulses arrive.

If the SHL is high, Din will enter the rightmost flip-flop, Q0 will enter the
second flip-flop, Q1 will enter the third flip-flop, etc. Thus the circuit acts as
a left shift register.
Pengisian Seri

Serial loading (serial loading) means storing a word in a register by entering 1


bit for each pulse pulse.

Example: How to store the word X = 1010.

With high SHL we set Din = 1 on the first pulse, Din = 0 on the second pulse,
Din = 1 on the third pulse and Din = 0 on the fourth pulse. After the last bit
has been entered, the SHL is lowered to secure the register contents.
Pengisian Paralel

The method of entering the data above is called parallel or broadside loading.
It only takes one pulse to store a digital word.
Pengisian Paralel

If LOAD and SHL are low, the NOR gate outputs will go high and the flip-flop
outputs will feed back to the data inputs. This situation causes data to remain
stored in each flip-flop when it receives the positive edge of the pulse pulse.

If LOAD is low and SHL is high, the circuit acts as a left shift register.

If LOAD is high and SHL is low, the circuit acts as a buffer register as all X
bits will enter the flip-flop for parallel charging.

LOAD and SHL cannot be high at the same time.


TANK YOU

You might also like