Download as ppt, pdf, or txt
Download as ppt, pdf, or txt
You are on page 1of 10

UEC2302 DIGITAL SYSTEM DESIGN

Dr. Jawahar .A
SSN College of Engineering
jawahara@ssn.edu.in
Objectives of the Course

• To understand Boolean algebra and implement logic


minimization
• To be able to use combinational logic blocks and
sequential logic blocks to design a digital system
• To be able to design digital system and verify its
functionality using hardware descriptive language
(VHDL)
Modules
• Digital Fundamentals
• Combinational Circuit Design
• Sequential Circuit Design
• Finite State Machine: Synchronous and Asynchronous
• Hardware Descriptive Language: VHDL
Digital Fundamentals

 Analog versus Digital


 Parameters
 Advantages of the digital information processing
 Number systems
 1’s Complement and 2’s Complement
 Codes
 Boolean Algebra
 Logic gates
 Expression: Minterms and Maxterms, SOP, POS
Combinational Circuit Design

 Logic minimization
 Karnaugh’s map
 Quine Mc-Cluskey method
 Arithmetic operations
 Adder
 Subtractor
 Multiplier
 Selection logic
 Multiplexer, De-multiplexer,
 Decoder, Encoder, and Priority encoder,
 Magnitude comparator
Sequential Circuit Design

 Latches and Flip flops


 Excitation tables and equations
 Parameters: Setup time, Hold time, Propagation delay
and Clock skew
 Timing diagrams and Meta-stability
 Counters: Ripple counters, Ring counters, Modulo
counters
 Shift registers: SISO, SIPO, PISO, PIPO,
 Mealy machine, Moore machine
 Data path logic design.
Finite State Machine: Synchronous
and Asynchronous
 Synchronous FSM
 State machine analysis
 State diagram,
 State assignment,
 State minimization

 Algorithmic state machine (ASM)


 Stable and unstable states, state reduction, race free
assignment
 Asynchronous logic design: Essential hazards, cycles
and race conditions
Hardware Descriptive Language: VHDL

 Introduction to Verilog and VHDL


 VHDL: Design entity, architecture, coding style
(behavioral and structural)
 Coding syntax: sequential statement, case, if statement,
sensitivity list
 Behavioral design of combinational logic blocks
 Behavioral design of sequential logic blocks
 Introduction to test bench
Course Outcome
 Understand Boolean algebra and illustrate logic
minimization
 Design combinatorial logic circuits including arithmetic
logic, selection logic and Code conversion
 Design sequential logic circuits including counters, shift
registers and data path circuits
 Design finite state machines: conceptualization,
algorithmic translation, state diagram to sequential logic
circuits
 Design combinational and sequential logic circuits using
VHDL
Text and Reference Books
 John F. Wakerly, Digital Design Principles and Practices,
Prentice Hall, Fourth Edition, 2005.
 Salivahanan S and Arivazhagan S, Digital Circuits and Design,
Oxford University Press, Fifth Edition, 2017.
 Morris Mano M and Michael D. Ciletti, Digital Design, Pearson,
Fifth Edition, 2015.
 Charles H. Roth and Larry M. Hanny, Fundamentals of Logic
Design, Cengage learning, Sixth Edition, 2010.
 Jan M. Rabaey, Anantha Chandrakasan and Borivoje Nikolic,
Digital Integrated circuits: A design perspective, Pearson,
Second Edition, 2016.
 Kenneth L. Short, VHDL for Engineers, Prentice Hall, 2009.

You might also like