Download as pptx, pdf, or txt
Download as pptx, pdf, or txt
You are on page 1of 15

Pinouts of 8085

Microprocessor
Pin Diagram of 8085

2
• It was introduced in 1976.
• It is 8-bit microprocessor.
• It is single NMOS device.
• It contains 6500 transistors approx.

• Its dimensions are 164 mm x 222 mm.


• It is having 40 pins Dual In line-Package
(DIP)
• Pins categorized as:
• 1.Power supply and clock signals
• 2. Address bus
• 3. Data bus
• 4. Control and status signals
• 5.Interrupts and externally initiated
signals
• 6. Serial I/O ports
3
1. Power supply and Clock frequency
signals:
Vcc : + 5 volt power supply
Vss: Ground
Pinouts of X1, X2 : Crystal or R/C network or LC
8085 network connections to set the frequency
Microprocessor of internal clock generator. The frequency is
internally divided by two. Since the basic
operating timing frequency is 3 MHz, a 6
MHz crystal is connected externally.
CLK (output)-Clock Output is used as the
system clock for peripheral and devices
interfaced with the microprocessor.
10/30/2023 4
• 2. Address Bus:
A8 - A15 (output; 3-state)
It carries the most significant 8 bits of the memory
address or the 8 bits of the I/O address.
Pinouts of • 3. Multiplexed Address / Data Bus:
8085 AD0 - AD7 (input/output; 3-state)
Microprocessor These multiplexed set of lines used to carry the
lower order 8 bit address as well as data bus.
During the opcode fetch operation, in the first clock
cycle, the lines deliver the lower order address A0 -
A7.
In the subsequent IO / memory, read / write clock
cycle the lines are used as data bus. The CPU may
read or write out data through these lines.
5
4. Control and Status signals:
• ALE (output) - Address Latch Enable. This signal helps to
capture the lower order address presented on the
multiplexed address / data bus.
• RD (output 3-state, active low) - Read memory or IO
Pinouts of device. This indicates that the selected memory location or
I/O device is to be read and that the data bus is ready for
8085 accepting data from the memory or I/O device.
Microprocessor • WR (output 3-state, active low) - Write memory or IO
device. This indicates that the data on the data bus is to be
written into the selected memory location or I/O device.
• IO/M’ (output) - Select memory or an IO device. This status
signal indicates that the read / write operation relates to
whether the memory or I/O device. It goes high to indicate
an I/O operation. It goes low for memory operations.
If IO/M’ = 0 then – It indicates Memory operation.
6
Status Signals:
Pinouts of It is used to know the type of current
operation of the microprocessor.
8085
Microprocessor

7
(RESET IN)’: It is active low signal.
It is used to reset the microprocessor
Resetting the microprocessor means:
• Clearing the PC.

• Disabling all interrupts (except TRAP).


Pinouts of • Disabling the SOD pin.
8085 • All the buses (data, address, control) are tri-stated.
Microprocessor • RESET OUT: It is an output signal.
• It is used to reset the peripheral devices and other ICs
on the circuit.
• It is an active high signal.
• The output on this pin goes high whenever RESET IN is
given low signal.
• The output remains high as long as RESET IN is kept
low.
8
5. Interrupts and Externally Initiated Signals :d
Priority of interrupts:

Pinouts of
• TRAP (Input) :
8085
• It is a non-maskable interrupt.
Microprocessor • It has the highest priority.  It cannot be disabled.
• It is both edge and level triggered.  It means
TRAP signal must go from low to high. 
• And must remain high for a certain period of time.
• TRAP is usually used for power failure and
emergency shutoff.

9
RST 7.5 (Input) :
• It is a maskable interrupt.
• It has the second highest priority.
Pinouts of • It is positive edge triggered only.

8085 RST 6.5 (Input) :


• It is a maskable interrupt.
Microprocessor
• It has the third highest priority.
• It is level triggered only.  The pin has to be held high
for a specific period of time.
• RST 6.5 can be enabled by EI instruction.
• It can be disabled by DI instruction.

10
RST 5.5 (Input) :
• It is a maskable interrupt.  It has the fourth highest
priority.
• It is also level triggered.  The pin has to be held high
for a specific period of time.  This interrupt is very
similar to RST 6.5.
Pinouts of INTR (Input) :
8085 • It is a maskable interrupt .  It has the lowest priority .
Microprocessor • It is also level triggered .  It is a general-purpose
interrupt .
INTA (Output):
• It stands for interrupt acknowledge.
• It is an out going signal.
• It is an active low signal.  Low output on this pin
indicates that microprocessor has acknowledged the 11
READY (Input)
• This pin is used to synchronize slower peripheral
devices with fast microprocessor.
• A low level causes the microprocessor to enter into
wait state.
Pinouts of • The microprocessor remains in wait state until the
8085 input at this pin goes high.
Microprocessor HOLD (Input)
• HOLD pin is used to request the microprocessor for
DMA transfer.
• A high signal on this pin is a request to microprocessor
to relinquish the hold on buses.
• This request is sent by DMA controller.
• Intel 8257 and Intel 8237 are two DMA controllers.
12
HLDA (Output):
• HLDA stands for Hold Acknowledge.
Pinouts of
• The microprocessor uses this pin to acknowledge the
8085 receipt of HOLD signal.
Microprocessor • When HLDA signal goes high, address bus, data bus,
RD, WR, IO/M pins are tri-stated.
• This means they are cut-off from external
environment.

13
6. Serial I/O Ports:
SID and SOD (Input) and (Output):
SID (Serial Input Data):
• It takes 1 bit input from serial port of 8085.
Pinouts of • Stores the bit at the 8th position (MSB) of the
Accumulator.
8085 • RIM (Read Interrupt Mask) instruction is used to transfer
Microprocessor the bit.
• SOD (Serial Output Data):
• It takes 1 bit from Accumulator to serial port of 8085.
• Takes the bit from the 8th position (MSB) of the
Accumulator.
• SIM (Set Interrupt Mask) instruction is used to transfer the
bit.

14
Thank you

10/30/2023 15

You might also like