Download as ppt, pdf, or txt
Download as ppt, pdf, or txt
You are on page 1of 54

Amity School of Engineering & Technology

Lecture-1
DIGITAL ELECTRONICS

1
Amity School of Engineering & Technology

Module 1: Fundamentals of Digital


Systems

2
Amity School of Engineering & Technology

Todays Lecture
 Digital signals

 Basic Digital circuits

3
Amity School of Engineering & Technology

Introduction

Analog and digital signals are used to transmit


information, usually through electric signals.

In analog technology, information is translated into


electric pulses of varying amplitude.

In digital technology, translation of information is into


binary format (zero or one) where each bit is
representative of two distinct amplitudes.

4
Amity School of Engineering & Technology

Reference: https://www.youtube.com/watch?v=G0iSEDyJKDo
Amity School of Engineering & Technology

Salient features to digital systems

Digital system manipulates discrete elements( digital


signals)
Digital signal- is a signal which have predetermined
distinct magnitudes.
Depending upon number of distinct magnitudes the digital
signal is classified as
 Binary ( 2)
 octal (8)
 hexadecimal(16)
Amity School of Engineering & Technology

Example of Analog Signals


• An analog signal can be any time-varying signal.
• Minimum and maximum values can be either positive or negative.
• They can be periodic (repeating) or non-periodic.
• Sine waves and square waves are two common analog signals.
• Note that this square wave is not a digital signal because its
minimum value is negative.

0 volts

Sine Wave Square Wave Random-Periodic


(not digital) 7
Amity School of Engineering & Technology

Parts of an Analog Signal


Period
(T)

Frequency:
Amplitude
(peak) 1
F  Hz
Amplitude
(peak-to-peak)
T

8
Amity School of Engineering & Technology

Logic Levels
Before examining digital signals, we must define logic levels.
A logic level is a voltage level that represents a defined
digital state.
Logic HIGH: The higher of two voltages, typically 5 volts
Logic LOW: The lower of two voltages, typically 0 volts
5.0 v

Logic High
Logic Level Voltage True/False On/Off 0/1

2.0 v HIGH 5 volts True On 1


Invalid LOW 0 volts False Off 0
Logic
0.8 v Level

0.0 v Logic Low 9


Amity School of Engineering & Technology

Example of Digital Signals


• Digital signal are commonly referred to as square waves or clock
signals.
• Their minimum value must be 0 volts, and their maximum value
must be 5 volts.
• They can be periodic (repeating) or non-periodic.

5 volts

0 volts

10
Amity School of Engineering & Technology

Parts of a Digital Signal


Amplitude:
For digital signals, this will ALWAYS be Falling Edge
5 volts.
Period:

Amplitude
The time it takes for a periodic signal to
repeat. (seconds) Time Time
High Low
Frequency: (tH) (tL)
A measure of the number of
occurrences of the signal per second.
(Hertz, Hz)
Rising Edge
Time High (tH):
Period (T)
The time the signal is at 5 v.
Time Low (tL):
The time the signal is at 0 v. Frequency:
Duty Cycle: 1 tH
The ratio of tH to the total period (T). F Hz DutyCycle   100%
T T
Rising Edge:
A 0-to-1 transition of the signal.
11
Falling Edge:
A 1-to-0 transition of the signal.
Amity School of Engineering & Technology

Basic Digital Devices

Logic Gates: An electronic gate is a circuit


which is able to perform a particular logical
fuction.It has one or more inputs but only
one output

12
Amity School of Engineering & Technology

Basic Logic Gates


and Basic Digital Design

1.BASIC GATES
 AND, and
 OR Gates
 NOT
Amity School of Engineering & Technology

Basic Logic Gates


and Basic Digital Design

2.Universal Gates
 NAND and
 NOR Gates
Amity School of Engineering & Technology

Basic Logic Gates


and Basic Digital Design

3.Exclusive Gate
 OR (XOR) Gate
 NOR(XNOR)
Amity School of Engineering & Technology

AND Gate
 Two or more inputs and a single output
 Produces a 1 output only when all inputs
are 1s
 Total number of possible combinations:
N = 2n where: n = total number of input
variables

Performs basic operation of multiplication


16
Amity School of Engineering & Technology

AND Gate
AND

X
Z
Y

Z = X & Y

Truth Table
Amity School of Engineering & Technology

AND Gate

18
Amity School of Engineering & Technology

OR Gate
 Produces a 1 output if any of its
inputs are 1s
 Performs basic operation of
addition
 Can have any number of inputs
greater than one

19
Amity School of Engineering & Technology

OR Gate

Truth Table for two inputs

20
Amity School of Engineering & Technology

Logic Symbols for OR Gate

21
Amity School of Engineering & Technology

OR Gate
OR
X Y Z
X 0 0 0
Z 0 1 1
Y 1 0 1
1 1 1
Z = X | Y
Amity School of Engineering & Technology

NOT Gate

Referred to as an inverter

Converts the input state to an


opposite output state

 Only two input combinations


possible

23
Amity School of Engineering & Technology

Truth Table -NOT Gate

24
Amity School of Engineering & Technology

Logic Symbol-NOT Gate

25
Amity School of Engineering & Technology

NOT Gate -- Inverter

NOT X Y
X Y 0 1
1 0
Y = ~X
Amity School of Engineering & Technology

NOT

X ~X ~~X = X

X ~X ~~X
0 1 0
1 0 1
Amity School of Engineering & Technology

NAND Gate
 Combination of an inverter and an
AND gate (NOT-AND)

 Most commonly used logic function

 Produces a 1 output when any of the


inputs are 0s

 Available with two, three, four, eight,


and thirteen inputs
28
Amity School of Engineering & Technology

Truth Table :NAND Gate

29
Amity School of Engineering & Technology

NAND Gate
NAND
X Y Z
X 0 0 1
0 1 1
Z
1 0 1
Y 1 1 0

Z = ~(X & Y)
nand(Z,X,Y)
Amity School of Engineering & Technology

NAND Gate
NOT-AND
X Y W Z
X 0 0 0 1
W 0 1 0 1
Z
1 0 0 1
Y 1 1 1 0

W = X & Y

Z = ~W = ~(X & Y)
Amity School of Engineering & Technology

NAND Gate
X Z X Z
=
Y Y

Z = ~(X & Y) Z = ~X | ~Y

X Y W Z X Y ~X ~Y Z
0 0 0 1 0 0 1 1 1
0 1 0 1 0 1 1 0 1
1 0 0 1 1 0 0 1 1
1 1 1 0 1 1 0 0 0
Amity School of Engineering & Technology

NOR Gate
 Combination of an inverter and an
OR gate (NOT-OR)

 Produces a 1 output only when


both inputs are 0s

 Available with two, three, four,


and eight inputs

33
Amity School of Engineering & Technology

Logic Symbol:NOR Gate

34
Amity School of Engineering & Technology

Truth table:two-input NOR Gate.

35
Amity School of Engineering & Technology

NOR Gate
NOR
X Y Z
X 0 0 1
Z 0 1 0
Y 1 0 0
1 1 0
Z = ~(X | Y)
nor(Z,X,Y)
Amity School of Engineering & Technology

NOR Gate
NOT-OR
X Y W Z
X 0 0 0 1
W
Z 0 1 1 0
Y 1 0 1 0
1 1 1 0
W = X | Y

Z = ~W = ~(X | Y)
Amity School of Engineering & Technology

NOR Gate
X X
Z Z
Y Y

Z = ~(X | Y) Z = ~X & ~Y

X Y Z X Y ~X ~Y Z
0 0 1 0 0 1 1 1
0 1 0 0 1 1 0 0
1 0 0 1 0 0 1 0
1 1 0 1 1 0 0 0
Amity School of Engineering & Technology

Exclusive OR
Exclusive OR gate (XOR)
 Has only two inputs
 Produces a 1 output only if both
inputs are different

39
Amity School of Engineering & Technology

Exclusive OR: Logic Symbol

40
Amity School of Engineering & Technology

Exclusive OR: Truth Table

41
Amity School of Engineering & Technology

Exclusive-OR Gate

XOR
X Y Z
X
Z 0 0 0
Y
0 1 1
Z = X ^ Y 1 0 1
xor(Z,X,Y)
1 1 0
Amity School of Engineering & Technology

Exclusive NOR Gates

Exclusive NOR gate (XNOR)

 Complement of the XOR gate

 Produces a 1 output only when


both inputs are the same

43
Amity School of Engineering & Technology

Exclusive NOR Gates: Logic


Symbol

44
Amity School of Engineering & Technology

Exclusive NOR Gates: Truth


Table

45
Amity School of Engineering & Technology

Exclusive-NOR Gate

XNOR
X Y Z
X
Z 0 0 1
Y
0 1 0
Z = ~(X ^ Y)
1 0 0
Z = X ~^ Y
1 1 1
xnor(Z,X,Y)
Amity School of Engineering & Technology

Multiple-input Gates

Z1 Z2

Z3 Z4
Amity School of Engineering & Technology

Multiple-input AND Gate

Z1

Output Z 1 is HIGH only if all inputs are HIGH

An open input will float HIGH


Amity School of Engineering & Technology

Multiple-input OR Gate

Z2

Output Z 2 is LOW only if all inputs are LOW


Amity School of Engineering & Technology

Multiple-input NAND Gate

Z3

Output Z 3 is LOW only if all inputs are HIGH


Amity School of Engineering & Technology

Multiple-input NOR Gate

Z4

Output Z 4 is HIGH only if all inputs are LOW


Amity School of Engineering & Technology

Summary
 An AND gate produces a 1 output when
all of its inputs are 1s
An OR gate produces a 1 output if any of
its inputs are 1s
 A NOT gate converts the input state to
an opposite output state
 A NAND gate produces a 1 output when
any of the inputs are 0s

52
Amity School of Engineering & Technology

Summary
 A NOR gate produces a 1 output only
when both inputs are 0s

 An exclusive OR (XOR) gate produces a


1 output only if both inputs are different

 An exclusive NOR (XNOR) gate


produces a 1 output only when both inputs
are the same
53
Amity School of Engineering & Technology

Assignment
1.What do you mean by Universal Gates?
Implement AND Gate by using universal Gates.

2.Prove that OR-AND configuration is equivalent


to NOR-NOR configuration?

54

You might also like