Download as ppt, pdf, or txt
Download as ppt, pdf, or txt
You are on page 1of 25

P-diff CMP design

Design Procedure for P-Diff CMP with Hysteresis Kn=100uA/V2

1. VCC=5~6V Kp=40uA/V2
2. Ibias=2uA
3. Hys=inn-10mV(VTRP+=0, VTRP-=-10mV)
4. ICMR=0V~3.7V
5. Vout=0V~VDD
6. Delay=120ns@CL=1pF
7. IDD=12uA@5V
0.5
 (W / L) 7 
   1 0.5
 (W / L ) 4 
 2  i 
VTRP     5 

 (W / L) 7 
0.5
 (W / L )1, 2  kp 
1  
 (W / L) 4 

0 .5
 (W / L) 6 
1   
(W / L) 3 
0 .5
  2  i5 
VTRP     

 (W / L) 6 
0 .5
 (W / L )1, 2  kp 
1  
 (W / L) 3 
Design Procedure for P-Diff pair CMP Kn=100uA/V2
1. I5=3.6uA~8.4uA(Typ=6uA, +/-40% variation) Kp=40uA/V2
W 2  I5 16.8 W 5
( )5  2
  10.5 Set ( ) 5   6  10
L Kp (VSD 5( SAT ) ) 40(0.2) 2 L 3
2. I3=I4=6*140%=8.4uA in worst condition
W W 2  I 4,5  1.4 16.8 W 4
( )3  ( ) 4    2.69 Set ( ) 3, 4   2  2.67
L L Kn(VGS 4,5( SAT )  VTN 4,5 ) 2
100(0.25) 2 L 3

3. VTRP+=0V
0.5
 (W / L) 7 
   1 0.5
(W / L )  2  i  W W 4
VTRP   4 
  5  0

Set ( )7  ( )4   2
 (W / L) 7 
0.5
 (W / L )1, 2  kp  L L 3
1  
 (W / L) 4 
0 .5
4. VTRP-=-10mV  (W / L) 6 
1    0 .5
(W / L )  2  i5 
Set (
W W 5
)1  ( ) 2   4  10 VTRP    3 
  
  0.01
L L 2  (W / L) 6 
0 .5
 (W / L )1, 2  kp 
1  
 (W / L ) 3  W 4 .7
Set ( )6  2
L 3
5. Set I8=I9=I10=I11=I3=6uA*140%=8.4uA in worst condition
W W 4
( )8  ( ) 9   2
L L 3
W kn W 4 10 W 4
( )10,11   ( )8,9  2.5   2   2 Set ( )10,11   2
L kp L 3 3 L 3
P-Type CMP
with Hysteresis
VCC 0 5V VINP=0~5.5
Ii1=2uA, 2.8uA, 1.2uA for TT, FF, SS
Test Bench for ICMR
TT 25 Simulation result in ICMR
TT -40
TT 125
FF 25
FF -40
FF 125
SS 25
SS -40
SS 125

VO

TT
FF
SS

M5 current
VCC 0 5V Test Bench for Delay
VINP 0 pwl 0 0, 30u 0, 30.00001u 5, , 50u 5, 50.00001u 0
VINN 0 pwl 0 0, 20u 0, 20.01u 2.5
Ii1=2uA, 2.8uA, 1.2uA for TT, FF, SS
Simulation result in rise delay
TT 25
TT -40
TT 125
FF 25
FF -40
FF 125
SS 25
SS -40
SS 125

113ns
109ns
117ns

82ns
78ns
85ns

156ns
152ns
162ns
Simulation result in fall delay
TT 25
TT -40
TT 125
FF 25
FF -40
FF 125
SS 25
SS -40
SS 125
51ns
48ns
56ns

41ns
38ns
46ns

79ns
76ns
86ns
P-Type 2-stage
CMP
Simulation result in rise delay compared with P-diff 2 stage CMP
TT 25
TT -40
TT 125
FF 25
FF -40
TT FF 125
SS 25
SS -40
SS 125

113ns 205ns
109ns 203ns
117ns 207ns

FF

82ns 155ns
78ns 154ns
85ns 157ns

P-Type CMP Hy P-Type CMP 2 stage


SS

156ns 302ns
152ns 300ns
162ns 303ns
Simulation result in fall delay Compared with P-diff 2 stage
TT 25 CMP
TT -40
TT 125
FF 25
TT FF -40
FF 125
SS 25
SS -40
SS 125
51ns 17ns
48ns 15ns
56ns 20ns

FF

41ns 14ns
38ns 12ns
46ns 16ns

P-Type CMP Hy P-Type CMP 2 stage


SS

79ns 30ns
76ns 28ns
86ns 32ns
VCC 0 5V Test Bench for Open loop Gain
Ii1=2uA, 2.8uA, 1.2uA for TT, FF, SS
VINP 0 3.7V, 1.85V, 0V ac 1
VINN 0 3.7V, 1.85V, 0V ac 0
Test Bench for Open loop Gain

Remove Hy
Simulation result for Open loop Gain
25
-40 (VINP=3.7V)
125

TT
93dB
94dB
91dB

25
-40
125

FF
92dB
93dB
88dB

25
-40
125

SS
94dB
95dB
92dB
Simulation result for Open Loop Gain (VINP=1.85V)
25
-40
125

TT
92dB
94dB
90dB

25
-40
125

FF
91dB
93dB
88dB

25
-40
125

SS
94dB
95dB
92dB
Simulation result for Open Loop Gain (VINP=0V)
25
-40
125

TT
75dB
81dB
64dB

25
-40
125

FF
74dB
80dB
62dB

25
-40
125

SS
78dB
83dB
66dB
Simulation result for Open Loop Gain(VINP=3.7V) Compared with P-diff 2 stage CMP
25
-40
125

TT
75dB 89dB
81dB
93dB 89dB
64dB
94dB 89dB
91dB

25
-40
125

FF
74dB 89dB
80dB
92dB 90dB
62dB
93dB 88dB
88dB

25
-40
125

SS
78dB 87dB
83dB
94dB 66dB
66dB
95dB 89dB
92dB
Simulation result for Open Loop Gain(VINP=1.85V) Compared with P-diff 2 stage CMP
25
-40
125

TT
TT 92dB 91dB
94dB 92dB
90dB 90dB

25
-40
125

FF
FF
91dB 90dB
93dB 91dB
88dB 89dB

25
25
-40
-40
125
125

SS
SS
94dB 92dB
95dB 92dB
92dB 91dB
Simulation result for Open Loop Gain(VINP=0V) Compared with P-diff 2 stage CMP
25
-40
125

TT
75dB 75dB
81dB 80dB
64dB 67dB

25
-40
125

FF
74dB 74dB
80dB 79dB
62dB 65dB

25
-40
125

SS
78dB 77dB
83dB 81dB
66dB 69dB
VCC 0 5V Test Bench for Hysteresis
VINP 0 0V5V
VINN 0 0.15V, 1..85V, 3.55V
Ii1=2uA, 2.8uA, 1.2uA for TT, FF, SS
TT 25 10.3mV Simulation result for Hysteresis (VINP=1.85V)

TT -40 8.9mV

TT 125 11.6mV

FF 25 10.1mV

FF -40 8.9mV

FF 125 10.7mV

SS 25 9.7mV

SS -40
8.4mV

SS 125 11.2mV
TT 25 10.2mV Simulation result for Hysteresis (VINP=3.55V)

TT -40 8.8mV

TT 125 11.6mV

FF 25 10.1mV

FF -40 8.8mV

FF 125 10.7mV

SS 25 9.7mV

SS -40
8.2mV

SS 125 11.3mV
TT 25 8.1mV Simulation result for Hysteresis (VINP=0.15V)

TT -40 7.5mV

TT 125 6.4mV

FF 25 7.9mV

FF -40 7.6mV

FF 125 5.3mV

SS 25 8.1mV

SS -40 7.3mV

SS 125 7.4mV
TT 25 10.3mV Simulation result for Hysteresis (VINP=1.25V)

TT -40 9mV

TT 125 11.8mV

FF 25 10.2

FF -40 8.7mV

FF 125 11.7mV

SS 25 10.1mV

SS -40 9.1mV

SS 125 11.2mV

You might also like