Module 4.2 Sequential CIRCUIT - Timing Diagram

You might also like

Download as pptx, pdf, or txt
Download as pptx, pdf, or txt
You are on page 1of 11

CPE 321

LOGIC CIRCUITS AND


DESIGN

Module 4.2

Sequential Logic Circuit


Timing Diagram
Objectives

At the end of the lesson, you as a student


should be able to :
Establish the timing diagram a certain
flip-flop

L.G. Arcega
UDM-CET
CP

use 1 as R and 2 as S (NAND) ; PLC ; Qn-1 = 0

Qn

use 1 as J and 2 as K ; NLC ; Qn-1 = 1

Qn

use 1 as D ; PET ; Qn-1 = 0

Qn

use 1 as R and 2 as S (NOR) ; NET ; Qn-1 = 1

Qn

use 2 as T ; PLC ; Qn-1 = 0

Qn
CP

R 1 0 0 1 0 0 0 0 1

S 1 1 0 1 0 1 0 1 0

use 1 as R and 2 as S (NAND) ; PLC ; Qn-1 = 0

Qn NC 1 RC NC RC 1 RC 1 0
CP

use 1 as J and 2 as K ; NLC ; Qn-1 = 1

Qn 1 0 T NC T T NC 0 T
CP

use 1 as D ; PET ; Qn-1 = 0

Qn 0 0 0 1
CP

use 1 as R and 2 as S (NOR) ; NET ; Qn-1 = 1

Qn 0 RC RC RC 1
CP

use 2 as T ; PLC ; Qn-1 = 0

Qn T NC T NC T NC T NC
CP

use 1 as R and 2 as S (NAND) ; PLC ; Qn-1 = 0

Qn NC 1 RC NC RC 1 RC 1 0

use 1 as J and 2 as K ; NLC ; Qn-1 = 1

Qn 1 0 T NC T T NC 0 T

use 1 as D ; PET ; Qn-1 = 0

Qn 0 0 0 1

use 1 as R and 2 as S (NOR) ; NET ; Qn-1 = 1

Qn 0 RC RC RC 1

use 2 as T ; PLC ; Qn-1 = 0

Qn T NC T NC T NC T NC
Thanks for your time.

Do you have any question related to our


topic for today?

PM is the key

I will try to attend to your needs as soon as


possible.

You might also like