Professional Documents
Culture Documents
Lecture6 Comparator 24thfeb24
Lecture6 Comparator 24thfeb24
presentation
R.K.Tiwary
BITS Pilani EEE
Pilani Campus Rk.Tiwari@pilani.bits-pilani.ac.in
BITS Pilani
Pilani Campus
For example, if one has a "low fuel" warning light you don't
want this light to flicker on and off as the fuel sloshes in the
tank
so one sets the threshold to a low level as the fuel is
consumed and to a higher level as the tank is filled
I5 = 50µA
(W/L)3= (W/L)4 = 2
(W/L)3= (W/L)4 = 2
(W/L)3= (W/L)4 = 2
Model:
Obviously, the more overdrive applied to the input, the smaller the propagation delay time.
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Dynamic Characteristics - Slew Rate of a Comparator :
large signal mode of operation
If the rate of rise or fall of a comparator becomes large, the dynamics may be
limited by the slew rate.
Slew rate comes from the relationship : i = C dv/dt
where i is the current through a capacitor and v is the voltage across it.
If the current becomes limited, then the voltage rate becomes limited. Therefore for
a comparator that is slew rate limited we have
maximum slope =
Therefore, the propagation delay time for this case is limited by the linear response and is
5.01µs.
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
In class Example_6.3: Performance of a Two-Stage
Comparator
Evaluate VOH, VOL, Av(0), Vin(min), p1, p2, for the
two-stage comparator shown. The large signal
model parameters are KN’ = 110µA/V2 , KP’ =
=Solution:
0V and that CI = 0.2pF and CII = 5pF.
And
Normalizing gives,
transient response become slew limited? If the magnitude of the input step is 100v in(min), what is
From the previous expressions, the maximum slope occurs at t n(max) = 1.84 secs.
Increase of input: If the magnitude of the input step is increased to 100v in(min), what is the new
Therefore, the comparator will slew with a load capacitance greater than 0.933pF.
For large overdrives, the comparator will generally experience slewing.
Replace the exponential terms in Eq. with their power series representations.
This results in
can be simplified to
Setting vout(tn) equal to 0.5(VOH + VOL) and solving for tn gives the normalized
propagation delay time, tpn, as
Find CI and check assumption If CI is greater than the guess, increase the value
of CI :
Input-offset voltage
systematic offset can nearly be eliminated with proper design (though still affected
by process variations)
random offsets still remain and are unpredictable
Sol : Autozeroing Techniques
single transition of the comparator in a noisy environment
introduction of hysteresis using a bistable circuit.
In high-resolution A/D converters, large input-offset voltages cannot be tolerated.
offset voltages can be measured, stored on capacitors, and summed with the input
so as to cancel the offset
in MOS because of the nearly infinite input resistance of MOS transistors.
allows long-term storage of voltages on the transistor’s gate
value that the capacitor, CAZ, will charge to if left in the configuration of
Fig. (b) for a long time