- DocumentResults of Written Test Electronicsuploaded byNallaManoharReddy
- Documentmock test1 gate ecuploaded byNallaManoharReddy
- Documentsingle-page-integral-table.pdfuploaded byNallaManoharReddy
- Document22_08_2013_05_54_46_Controls_TD_St.pdfuploaded byNallaManoharReddy
- DocumentBJT Circuits.pdfuploaded byNallaManoharReddy
- DocumentAWP UNITIuploaded byNallaManoharReddy
- DocumentECE-_Gate-16_-set-1uploaded byNallaManoharReddy
- DocumentEC-GATE2016-30th Jan'16-Forenoon session.pdfuploaded byNallaManoharReddy
- DocumentS1_EC.pdfuploaded byNallaManoharReddy
- DocumentAnalog IC Designuploaded byNallaManoharReddy
- Documentchronological history of telangana1.pdfuploaded byNallaManoharReddy
- Documentmixed signal design.docxuploaded byNallaManoharReddy
- Documentmixed signal design.docxuploaded byNallaManoharReddy
- DocumentMixed Signal Designuploaded byNallaManoharReddy
- Documentauditedreport2013-14uploaded byNallaManoharReddy
- Documentannualreport2013-14uploaded byNallaManoharReddy
- Documentannualreport2011-12 - Copy.pdfuploaded byNallaManoharReddy
- Documentannualreport2012-13uploaded byNallaManoharReddy
- Document107093057-Bharata-Rajyangam-Final.pdfuploaded byNallaManoharReddy
- Documentannualreport2011-12uploaded byNallaManoharReddy
- Document1_1.pdfuploaded byNallaManoharReddy
- Document1_1.pdfuploaded byNallaManoharReddy
- Documentdelay and energy minimization due to interconnects using encoding schemeuploaded byNallaManoharReddy
- DocumentRadarcommunicationsuploaded byNallaManoharReddy
- DocumentC Interview Questionsuploaded byNallaManoharReddy